Digital VLSI Chip Design
with Cadence and Synopsys
CAD Tools

HOME


By Erik Brunvand


Chapter 11: SOC Place and Route

Please note that all this information is provided "as is" and without any warranty of any kind. Please use the information at your own risk.

Also note that files may use a .txt extension so the browser won't be confused. Some files need a specific filename extension to work with the CAD tools so you'll have to pay attention and rename as required.



Last modified June 8, 2009.