XCRYPT: Accelerating Lattice-Based Cryptography With Memristor Crossbar Arrays

Sarabjeet Singh, University of Utah, Salt Lake City, UT, 84112, USA
Xiong Fan, Rutgers University, New Brunswick, NJ, 08901, USA
Ananth Krishna Prasad and Lin Jia, University of Utah, Salt Lake City, UT, 84112, USA
Anirban Nag, Huawei Zurich, 8600 Dübendorf, Switzerland
Rajeev Balasubramonian and Mahdi Nazm Bojnordi, University of Utah, Salt Lake City, UT, 84112, USA
Elaine Shi, Carnegie Mellon University, Pittsburgh, PA, 15213, USA

This article makes a case for accelerating lattice-based postquantum cryptography with memristor-based crossbars. We map the polynomial multiplications in a representative algorithm, SABER, and show that analog dot products can yield 1.7–32.5× performance and energy efficiency improvement compared to recent hardware proposals. We introduce several additional techniques to address the bottlenecks in this initial design. First, we show that software techniques used in SABER that are effective on central processing unit platforms are unhelpful in crossbars. Relying on simpler algorithms further improves our efficiency by 1.3–3.6×. Second, modular arithmetic in SABER offers an opportunity to drop most significant bits, enabling techniques that exploit a few variable-precision analog-to-digital converters (ADCs) and yielding up to 1.8× higher efficiency. Third, to further reduce ADC pressure, we propose a simple analog shift-and-add technique, demonstrating a 1.3–6.3× improvement. Overall, the Xbar-based accelerator for postquantum cryptography (called XCRYPT) achieves 3–15× higher efficiency over the initial design and highlights the importance of algorithm–accelerator co-design.

The recent emergence of several quantum computing systems has increased the likelihood that integer factorization and discrete logarithm will be tractable in the near future, thus rendering several modern-day cryptographic primitives obsolete. This has spurred interest in alternative cryptographic primitives, termed postquantum cryptography (PQC).

Asymmetric key encryption schemes like Rivest-Shamir-Adleman (RSA)/elliptical curve cryptography used in the handshake protocols of modern cloud-based infrastructures, are vulnerable to quantum attacks; these may be replaced by their PQC counterparts that have been proposed recently. Popular PQC schemes rely on large matrix and vector operations that place a significant burden on the hardware. Recent implementations on graphics processing units/application-specific integrated circuits (ASICs) report latencies of tens to hundreds of microseconds. Classic cryptographic functions can be typically executed in microseconds on modern hardware; for instance, Intel QuickAssist technology executes RSA a decrypt operation in 5 μs. The metrics for PQC, therefore, fall well short of the demands of modern deployments, affecting applications like cloud services and secure transactions.

In this work, we demonstrate a compute-in-memory-based accelerator for one such scheme, SABER. We...
explore a promising technology—analog computing in resistive memories (memristors)—as the foundation for new architectures that efficiently execute PQC algorithms. While memristors have been used before to implement computations in deep neural networks (DNNs), we show that SABER offers new opportunities to further improve the efficiency of this approach, e.g., the use of modulo operations, which (unlike DNNs) allows us to drop most significant bits in computations.

We first design a basic accelerator targeting client and server applications of SABER in the handshake protocol, leveraging prior best practices.2 We demonstrate software techniques, like decomposing polynomial degree and smart scheduling, to increase sharing of analog-to-digital converters (ADCs), which improves energy efficiency (EE) by 2.4–2.7× and computational efficiency (CE) by 4.7× relative to our baseline. We propose a novel technique to perform write-free in-analog shift-and-add operations using crossbars, allowing us to trade off cell programming with ADC complexity. Overall, the Xbar-based accelerator for PQC (XCRYPT) achieves server deployment with a decryption latency of 0.08 μs and client deployment with an encryption latency of 4 μs, with an overall chip area of just 0.04 and 0.3 mm², respectively.

**BACKGROUND**

**SABER**

SABER¹ is a round 3 lattice-based finalist among the National Institute of Standards and Technology (NIST)-solicited PQC algorithms. Certain computational problems on lattices, an infinite set of periodic points in an n-dimensional Euclidean space, are conjectured to have no probabilistic polynomial time algorithms, which form the basis for lattice-based cryptography. We focus on the public key encryption (PKE) aspect of SABER since it is employed in the handshake protocol. PKE consists of three algorithms: key generation (KeyGen), encryption, and decryption. KeyGen determines a matrix A of polynomials using a pseudorandom number generator. A secret vector s of polynomials is generated by sampling from a distribution. The public key consists of the matrix seed and the rounded product b = Aᵀs. Encryption generates a new secret s’ and adds the message m (a polynomial with coefficients ∈ {0, 1}) to the inner product of public keys b and s’, forming the first part of ciphertext. The second part hides the encrypting secret by rounding the product A′s’. Decryption uses the secret key s to extract the message encoded in the ciphertext.

Overall, SABER performs 24 PolyMults, 14 PolyModulo, and eight PolyRounding operations—each PolyMult does 256 integer products and modulo/rounding are applied per coefficient. SABER adds a few constants in its calculations so that rounding can be replaced with simple bit shifts.

In lattice-based cryptography, PolyMult plays a key role in the overall performance. In our experiments, we observed that PolyMult kernels consume >90% of the execution time. When implementing PolyMult, the number theoretic transform (NTT) algorithm has the asymptotically fastest time complexity of \(O(n \log_2 n)\), but it requires prime modulo, which, in turn, leads to nontrivial complexity for modulo operations. SABER, instead, chooses a power-of-two modulo, which speeds up the modulo (by simply dropping the most significant bits). Since NTT is not an option, SABER uses the Toom-Cook 4 algorithm to reduce each degree-256 to seven degree-64 PolyMults and then further reduces them to degree-32 PolyMults using the Karatsuba algorithm once. This choice [along with advanced vector extensions (AVX2) support] brings the contribution of PolyMult to 57%, and SABER outperforms implementations (like Kyber) that employ a faster NTT-based multiplier.

SABER demonstrates computations in tens of microseconds using AVX2 support.¹ However, modern Web services and secure transactions demand an order-of-magnitude lower latencies. A direct replacement with SABER would introduce delays in connection establishments and, hence, user service. Given its favorable properties in terms of speed and lower hardware/ciphertext complexity, we choose SABER as the target for our hardware acceleration. Many of the techniques introduced in this work are also applicable to other lattice-based schemes that are used heavily for PQC, homomorphic encryption, etc.

**Memristor Crossbar Arrays**

In the past decade, industry and academia have made significant investments in resistive memory technologies, which use cell resistance values to store information. Resistive memory arrays have several advantages—very high density, nonvolatility, competitive read latency/energy, and ability to perform analog computations in memory. Such processing-in-memory technologies have the potential for high parallelism and low data movement.

A memristor array is implemented as a crossbar—a grid of cells. Sandwiched between the \(x\) and \(y\)-dimension wires (wordlines and bitlines) are the resistive cells. When voltages are applied across two wordlines, current is injected into each bitline, proportional to the conductance of each cell in those rows. Thus, the current in each bitline is an analog representation of the
dot product of two vectors—the voltage vector applied to the wordlines and the conductance vector preprogrammed into a column of cells. Further, the wordline voltage is broadcast to all of the columns; each column performs an independent parallel dot product on the same voltage vector but using a different conductance vector. The basic Kirchhoff’s law equation is being exploited to design an analog vector–matrix multiplication circuit that yields a vector of output bitline currents in a single step.

Recent works like ISAAC\(^2\) have employed these analog resistive circuits as the central component in accelerators for DNNs, which can tolerate small noise in computations. Typically, a major power/area contributor to such a design is the ADC. ADCs consume significant power that grows exponentially with resolution. Managing ADC resolution and power is a key challenge in exploiting the capabilities of this emerging technology. This article builds on the insight from these prior architectures and explores how the specific properties of cryptographic applications can better exploit this emerging technology.

**SABER ON MEMRISTOR ARRAYS**

We first adapt the ISAAC architecture\(^2\) to create a strong memristor crossbar baseline that can execute PolyMult. Next, we make the case that SABER’s PolyMult algorithm (Toom–Cook 4 + Karatsuba) is not always well suited for crossbars and identify alternative multiplication algorithms. Then, we show techniques, enabled by SABER’s power-of-two modulo, that reduce the overheads of ADCs. In the next section, we extend this design to allow shift and add operations in analog, further lowering ADC requirements. Overall, we make the case that amenability to acceleration with emerging technology should be a strong consideration as cryptographic primitives are standardized.

At its core, almost all lattice-based candidate schemes in NIST PQC perform modular polynomial multiplication. Modular here means that \(\text{polyout} = p_1 \cdot p_2\), where \(p_\text{out}, p_1, p_2 \in \mathbb{Z}_q[x]/(x^n + 1)\). Modular PolyMult is often represented as vector–matrix multiplication. We use a methodology very similar to that of ISAAC to map the required computations to crossbars. Since secret key \(s\) remains constant for much of the server’s lifetime, we designate \(s\) as the operand to be encoded in crossbar cells. We need 72 128×128 1-bit crossbars to store key \(s\). A tile in our design (shown in Figure 1) has multiple crossbars and can perform three PolyMults, as required by a vector–vector multiplication. Using ISAAC’s flip-encoding scheme, each column produces a 6-bit current. We use an area-efficient ADC that can convert samples at a frequency of 1 gigasample/s (GSps). To further reduce area overhead, we share one ADC across eight columns of a crossbar, which results in a crossbar read cycle time of 8 ns. We designate this architecture as XCRYPT-SchoolBook or X-SB because it uses the basic algorithm for PolyMult.

As illustrated in Figure 1, we design two different tiles: encryption and decryption. This is because we target two different deployments—a cloud server and a client device. In a typical handshake protocol, the server and client establish a private key using asymmetric key encryption (like SABER in the postquantum world). During the protocol, the client encrypts using the server’s public key, while the server decrypts using its secret key. Hence, we design XCRYPT encryption/decryption tiles for the client/server, respectively.

Programming the cells is expensive in terms of energy, performance, and endurance. Typically, memristor-based cells have a budget of \(10^{12}\) writes before the cells malfunction. Since the server only periodically changes its private key (for freshness), the number of writes is low enough to sustain a reasonable lifetime. For instance, considering a conservative assumption of a private key

![Figure 1. XCRYPT-SchoolBook or X-SB architecture, with encryption/decryption tiles.](image-url)
update every second, the accelerator lifetime exceeds 30,000 years. On the client side, every new connection demands a new write. However, the typical number of connections established by a client is small. Even with $10^5$ connection setups per day, the client accelerator lifetime will exceed 27,000 years.

### Methodology

To make it convenient to discuss XCRYPT design choices with supporting results, we state our methodology here. We leverage many of the primitives introduced in the ISAAC architecture and adopt an evaluation methodology very similar to that work, with parameters updated as below. The energy and area model for crossbar arrays, including shift-and-add crossbars (SACs), is based on Hu et al. The memristor cell model is derived from Zahoor et al., with a 25-ns write latency and 0.1-pJ/cell/bit write energy, and NVSim is used to extract array-level numbers. Read latency and 0.1-pJ/cell/bit write energy, and model CASCADE components based on parameters updated as below. The energy and area evaluation methodology very similar to that work, with supporting results, we state our methodology here. We leverage many of the primitives introduced in the ISAAC architecture and adopt an evaluation methodology very similar to that work, with parameters updated as below. The energy and area model for crossbar arrays, including shift-and-add crossbars (SACs), is based on Hu et al. The memristor cell model is derived from Zahoor et al., with a 25-ns write latency and 0.1-pJ/cell/bit write energy, and NVSim is used to extract array-level numbers. Read latency is determined by the ADC readout, as the resistance-capacitance delay of the crossbar is typically subnanoseconds. The read energy of a memristor cell is four orders of magnitude lower than the write energy. Area and energy for shift-and-add, sample-and-hold, and 1-bit digital–analog converter (DAC) circuits are adapted from ISAAC. We have considered an energy- and area-efficient adaptive ADC that can handle 1 GSp. ADC components have been scaled appropriately to arrive at different precision models.

Detailed parameters of our initial design (X-SB, described in next section) are listed in Table 1. Note that we propose various versions of XCRYPT with varying XBar/ADC sizes, leading to various parameters. We also model CASCADE components based on parameters mentioned by Chou et al. We modify the SABER code to execute various XCRYPT design features. We consider the SABER variant that has a postquantum security level similar to Advanced Encryption Standard 192. We consider two key metrics to evaluate XCRYPT efficiency: 1) CE, the number of 1-bit plaintext/ciphertext operations per second per mm² of area; and 2) EE, the number of 1-bit plaintext/ciphertext operations per 1 J of energy.

### Existing Works

Efforts are already underway to implement PQC algorithms in hardware. Most of the efforts have attributed hardware overheads to multiplication units. The CPU implementations have reported latencies of 10–20 µs, running on an Intel Haswell machine at 3.1 GHz, with AVX2 support. Zhu et al. use an eight-level hierarchical Karatsuba framework for PolyMult and a task scheduler that reduces resource utilization by up to 90%. Their postlayout design is approximately the same size as our proposed designs, which gives a fair comparison.

While our basic X-SB design outperforms most existing works, state-of-the-art ASICs achieve 2.4× better EE. In this article, we then introduce additional techniques that enable XCRYPT to outperform Zhu et al. by two orders of magnitude.

### Impact of the PolyMult Algorithm

In this section, we explore different multiplication algorithms to identify the implementation that is most amenable to crossbar acceleration. Similar to matrix multiplication, polynomial multiplication also benefits from various lower complexity algorithms. Figure 2 quantifies the CE and EE for these algorithms. We start with the standard $O(n^2)$-complexity Schoolbook algorithm, designated X-SB, for multiplying 256-degree polynomials. Karatsuba’s algorithm [$O(n^{1.58})$ complexity] breaks down a 256-degree multiplication to three 128-degree PolyMults, reducing the number of required 128 × 128 crossbars from 32 to 24, labeled X-K2. This proportionally decreases ADC and crossbar write energy. Encryption also has a lower CE than decryption, as it requires more crossbars, more input cycles, and requires a long initial crossbar programming step (90% of the end-to-end encryption latency). We experiment with further reducing the polynomial degree to 128 using Karatsuba, labeled X-K4. We see that X-K4 results in lower improvements.

Toom–Cook 4 [$O(n^{1.4})$ complexity] reduces a 256-degree PolyMult to seven 64-degree PolyMults. While Toom–Cook 4 is asymptotically faster than K2, it creates more polynomials that require increased ADC samples and crossbar requirements, which explains

<table>
<thead>
<tr>
<th>Component</th>
<th>Count</th>
<th>Power (µW)</th>
<th>Area (µm²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>XBar (128 × 128)</td>
<td>1</td>
<td>300</td>
<td>25</td>
</tr>
<tr>
<td>DAC (1 bit)</td>
<td>128</td>
<td>3.9</td>
<td>0.16</td>
</tr>
<tr>
<td>S + H (6 bits)</td>
<td>128</td>
<td>0.007</td>
<td>0.029</td>
</tr>
<tr>
<td>ADC (6 bits)</td>
<td>16</td>
<td>945</td>
<td>435</td>
</tr>
<tr>
<td>ADC (7 bits)</td>
<td>1</td>
<td>1365</td>
<td>628.33</td>
</tr>
<tr>
<td>Total (one array)</td>
<td></td>
<td>123.13</td>
<td>7737.557</td>
</tr>
</tbody>
</table>

X-SB = 1 encryption + 1 decryption tile = 2 × (48 arrays) + (IR + OR + SA)

11.92 mW, 0.743 mm²

the worse behavior for X-TC4, relative to X-K2, for decryption. However, TC4 performs well during encryption, as the benefits from a smaller crossbar (lower write latency and energy) outweigh the higher crossbar count requirements. Software implementations of SABER use Toom–Cook 4 + Karatsuba 2 (labeled as X-TC4K2 in the figures) to do 21 32-degree PolyMults, which performs best for encryption due to its small crossbar write latency/energy. For encryption, X-TC4K2 improves the CE and EE over X-SB by 3.6/C2 and 1.6/C2, respectively. Lowering the number of degrees beyond 128 does not result in better efficiency for decryption where no writes happen.

Thus, the ideal SABER algorithm on a crossbar accelerator varies, and we choose X-K2 for decryption and X-TC4K2 for encryption for the rest of the article. This analysis highlights the importance of algorithm–accelerator co-design.

Using Modulo to Reduce ADC Overheads

The X-K2 implementation of SABER on memristor crossbars is primarily constrained by ADC overhead. ADC consumes 90% of the area and 78% of the energy during decryption. Similar ADC overheads are also reported by previous studies for DNN applications. In the 128×128 crossbar, since the computations are spread across cells in a row and across cycles, the 6-bit ADC results have to be aggregated after appropriate shifts. SABER’s parameters define that the coefficients of the output polynomial must go through modulo 210 or 213, which keeps the coefficients at 10 or 13 bits. Thus, given the modulo operation, not all bits from all 6-bit ADC samples contribute to the final output.

Unlike DNN computations, where most significant bits carry the most information, most significant bits in our computations are often ineffectual.

For instance, all 6 bits from cycle 0’s least significant bit (LSB) column are needed, as they add to the LSB 6 bits of the output coefficient. However, the output of cycle 9’s LSB column is added to the same coefficient after shifting left nine times; i.e., only the LSB of the sampled ADC value will contribute to the final 10-bit result. In Figure 3(a), we illustrate the number of relevant bits during decryption. Each coefficient of secret s is 4 bits, which is stored across four cells in a row, with LSB stored in column 0. Therefore, the outputs of four columns have to be added after appropriate shifts. Furthermore, values across cycles are also shifted and added. This is shown in Algorithm 1. As seen from the figure, the number of bits and, hence, the ADC precision varies depending upon the value of (cycle + column). For vector–vector multiplications, we require full precision (6 bits) only for (cycle + column) ≤ 4.

**Algorithm 1:** Pseudocode for polynomial multiplication, per coefficient, using a crossbar.

```plaintext
1 coeff = 0;
2 for (cycle = 0; cycle < 10; ++cycle)
3   for (column = 0; column < 4; ++column)
4     coeff += bitline_value[cycle][column] ≪ (cycle + column);
5 coeff = (coeff) mod 210
```

We take advantage of this flexibility by reordering computations in such a manner that, at any given
cycle, at most one crossbar is producing an output with a maximum precision of six.

This is illustrated in Figure 3(b), which depicts the column 0 output precision requirements for two crossbars. Computations of the second crossbar are reordered such that the fifth gets executed in the zeroth cycle. This staggering ensures that only one crossbar produces a 6-bit output in a given cycle. By sharing two ADCs, one 6-bit and the other 5-bit among the crossbars, we lower the ADC overheads relative to the baseline with two 6-bit ADCs. Each ADC handles half the workload. This concept can be further applied to lower energy while slightly increasing area. The 5-bit ADC workload can be split across a 5-bit ADC and a 4-bit ADC. The 4-bit ADC handles nearly 90% of this split workload, thus saving energy. The area overhead of an extra ADC is reduced by sharing the 5-bit ADC across 10 crossbars (since the 5-bit ADC is assigned a small fraction of the conversions). Since ADC overheads grow exponentially with its precision, this technique of leveraging shared, lower precision ADCs allows us to improve the EE by $1.8 \times$ and the CE by $1.5 \times$ over X-K2 in decryption. Since this technique does not reduce the number of crossbar writes, benefits in encryption are lower: $1.7 \times$ in EE and $1.08 \times$ in CE.

**Figure 3.** (a) Number of bits that contribute to the final coefficient. (b) Reordering computations in Xbars to enable sharing of high-precision analog-to-digital converters.

In this section, we explore the possibility of performing the shift-and-add operation in analog to delay the ADC readout.

We achieve this functionality by forwarding the output currents of bitlines in a crossbar to a specialized crossbar whose cells are preprogrammed to hold powers of two, resulting in a shifted addition of inputs and fewer ADC readouts.

**Existing In-Analog Shift-and-Add Implementation**

CASCADE proposed in-analog shift and add of intermediate values by writing the output of a crossbar’s columns to another buffer crossbar. In a given cycle, the column outputs are written in adjacent cells of a row, while values across cycles are written to different rows with appropriate shifts. A simple readout of the buffer crossbar performs shift and add of all intermediate values and delays the ADC readout to a single final value. However, CASCADE assumes a lower memristor cell write energy than that reported in the recent literature. While multiple write drivers allow parallel cell programming, the write latency is expected to be about 25 ns. Memristor cells also have four-orders-of-magnitude higher write energy ($0.1 \text{ pJ/cell/bit}$) than read energy. We next discuss an alternative, more efficient analog shift-and-add technique.

**Write-Free In-Analog Shift and Add Using SACs**

We propose a novel technique to perform shift and add in analog. We introduce SACs—tiny single-column crossbars whose cells are pre-programmed to hold successive powers of two. The intuition behind SAC is that, given an input vector, when passed through an SAC, individual values are multiplied by cell values and aggregated. In practice, up to 6-bit precision memristor cells have been demonstrated. Therefore, SACs, with a highest multiplier factor of $1 \leq 5$, can only add inputs with a maximum of five shifts. However, this can be overcome with hierarchical deployment of SACs.

We first start by using SACs within a cycle. Since the secret $s$ is written to four 1-bit cells in a row, the output of four columns must be added with appropriate shifts, every cycle. In the baseline implementation, this addition happens in digital, after ADC readout. We propose using a single SAC to perform these shift and adds, as demonstrated in Figure 4(a). To feed a crossbar’s output current to the SAC’s DAC, it must be first converted to a proportional voltage signal, which is usually done using transimpedance amplifiers (TIAs).

In this section, we explore the possibility of performing the shift-and-add operation in analog to delay the ADC readout.

We achieve this functionality by forwarding the output currents of bitlines in a crossbar to a specialized crossbar whose cells are preprogrammed to hold powers of two, resulting in a shifted addition of inputs and fewer ADC readouts.

**Existing In-Analog Shift-and-Add Implementation**

CASCADE proposed in-analog shift and add of intermediate values by writing the output of a crossbar’s columns to another buffer crossbar. In a given cycle, the column outputs are written in adjacent cells of a row, while values across cycles are written to different rows with appropriate shifts. A simple readout of the buffer crossbar performs shift and add of all intermediate values and delays the ADC readout to a single final value. However, CASCADE assumes a lower memristor cell write energy than that reported in the recent literature. While multiple write drivers allow parallel cell programming, the write latency is expected to be about 25 ns. Memristor cells also have four-orders-of-magnitude higher write energy ($0.1 \text{ pJ/cell/bit}$) than read energy. We next discuss an alternative, more efficient analog shift-and-add technique.

**Write-Free In-Analog Shift and Add Using SACs**

We propose a novel technique to perform shift and add in analog. We introduce SACs—tiny single-column crossbars whose cells are pre-programmed to hold successive powers of two. The intuition behind SAC is that, given an input vector, when passed through an SAC, individual values are multiplied by cell values and aggregated. In practice, up to 6-bit precision memristor cells have been demonstrated. Therefore, SACs, with a highest multiplier factor of $1 \leq 5$, can only add inputs with a maximum of five shifts. However, this can be overcome with hierarchical deployment of SACs.

We first start by using SACs within a cycle. Since the secret $s$ is written to four 1-bit cells in a row, the output of four columns must be added with appropriate shifts, every cycle. In the baseline implementation, this addition happens in digital, after ADC readout. We propose using a single SAC to perform these shift and adds, as demonstrated in Figure 4(a). To feed a crossbar’s output current to the SAC’s DAC, it must be first converted to a proportional voltage signal, which is usually done using transimpedance amplifiers (TIAs). We use a fast (11-ns sense + transfer time) TIA circuit.

**SACs**

PolyMult with crossbars generates many intermediate ADC readout values, which are later shifted and added to obtain the final output polynomial. For instance, each PolyMult in decryption generates four values per cycle, for 10 cycles, which are appropriately shifted and added to obtain one output coefficient value (Algorithm 1). Intermediate analog value readouts are expensive since they are done using ADCs.
Note that the SAC’s output is the shift-and-add result of four 6-bit values, resulting in a 10-bit value. Therefore, a more expensive 10-bit precision ADC is required. However, by delaying ADC readout, it converts $4 \times$ fewer samples and allows more sharing within the crossbar. Moreover, as the cycles proceed, fewer bits from the accumulated value contribute to the final output coefficient, as described in Algorithm 1. This enables flexibility to increase ADC sharing, as only a single 10-bit sample is generated across the whole dot product. On the other hand, in a non-SAC implementation, $4 \times$ 6-bit samples are generated during many cycles, as seen from Figure 3. SAC significantly lowers the number of samples, increasing the effectiveness of the ADC sharing and smart scheduling described in the previous section. We refer to this design as SAC-Basic.

SAC-Basic is a synergistic technique that exploits known analog circuits (like TIA), the flexibility offered by SABER’s modulo operation, and resource sharing through smart scheduling on crossbars.

**In-Analog Accumulation Across Cycles**

In the previous section, we demonstrated accumulating column outputs within a cycle in analog, delaying the ADC readout. Since input values are also streamed at 1 bit per cycle, outputs across different cycles must be shifted and added once in digital. Since our design does not write the cycle output to a crossbar (like CASCADE), it cannot readily accumulate across cycles. However, we can overcome this roadblock by doing multiple cycles in parallel.

**Accumulation Across Cycles**

SAC requires inputs to be fed simultaneously across different rows in order to shift and add them. Therefore, to add outputs from two cycles, their computations need to be done in parallel. This requires $2 \times$ compute/storage resources but reduces ADC samples by $2 \times$ — a reasonable tradeoff, as ADC accounts for a majority of the energy/area.

We label the per-crossbar single-cycle SAC as \textit{Round1-SAC}. Unlike SAC-Basic, Round1-SAC’s outputs are redirected to another SAC using TIA. This SAC is shared across multiple crossbars that contribute to the same output coefficient, and it is termed as \textit{Round2-SAC}. This two-cycle accumulated column value is finally read out with an ADC at the end of Round2-SAC, labeled SAC-2x. While SAC-2x reduces ADC overheads, it increases the number of crossbars that run in parallel, in turn increasing the overall crossbar write costs. We perform a design space exploration evaluating this tradeoff while increasing the number of cycles that are accumulated in analog. At the extreme end, SAC-All accumulates all columns over all cycles per output polynomial coefficient (similar to CASCADE) and, hence, generates only one ADC sample per output coefficient.

**Hierarchical SACs**

Since the memristor cell has a maximum resolution of 6 bits, larger computations are performed hierarchically, thus extending to round 3, four SACs, as shown in Figure 4(b).

**Results**

**SAC-Basic Results**

We compare our basic XCRYPT design with ADC sharing techniques, CASCADE with similar techniques, and our novel design with SAC adding column values...
(SAC-Basic) within a cycle in Figure 5. Cycle time is determined by the TIA’s sense + transfer time (≈11 ns). In a cycle, inputs are streamed to the first crossbar, sensed by the TIA, and then sent as inputs to the SAC. In the second cycle, outputs are streamed through the SAC, producing the final value, which is sampled using the ADC. Due to the increase in the number of cycles and cycle time, end-to-end latency increases relative to basic XCRYPT. However, by delaying the ADC readout, SAC-Basic achieves 2.1× (2.3× for encryption) higher CE and 1.1× (1.1×) higher EE over X-K2-ADCShare (X-TC4K2-ADCShare). On the other hand, CASCADE (C-K2-ADCShare) performs worse than the basic design, highlighting the overheads of performing crossbar writes every cycle.

**Parallel SAC Results**

We also compare various SAC-* designs in Figure 5. As we increase the parallelism to reduce ADC samples, the bottleneck shifts from ADCs to crossbar writes. We demonstrate this using the energy breakdown results in Figure 6. From SAC-Basic to SAC-All, the bottleneck shifts from the ADC (77% of total energy) to crossbar writes (83% of total energy). The benefits from fewer ADC samples cannot outweigh the energy overheads of more crossbar writes, which is why SAC-All’s EE decreased by 66% from X-TC4K2-ADCShare for encryption. Meanwhile, since decryption does not need to write to the crossbar (after being written once on boot), increasing the level of parallelism increases the CE and EE. We also observe that the use of these circuit techniques changes the software algorithm that is most amenable to acceleration; e.g., Schoolbook outperforms Karatsuba in some cases.

Overall, the best decryption design (X-SB-SAC-All) yields 4.5× and 6.3× increases in CE and EE, respectively, over X-K2-ADCShare. For encryption, these improvements for X-TC4K2-SAC-2x are 2.5× and 1.3× over X-TC4K2-ADCShare. Compared to state-of-the-art ASIC, XCRYPT shows 3–51× higher efficiencies with 2.6–16×

**FIGURE 5.** Comparison of XCRYPT designs: (a) encryption and (b) decryption. C-: CASCADE; X-: XCRYPT.

**FIGURE 6.** Energy breakdown of various XCRYPT designs: (a) encryption and (b) decryption.
WE IDENTIFY POLYNOMIAL MULTIPLICATION AS THE KEY OPERATION IN LATTICE-BASED SCHEMES AND SHOW THAT CROSSBAR-BASED DESIGNS MIGHT NOT BENEFIT FROM SOME OF THE EXISTING SOFTWARE TECHNIQUES FOR EFFICIENT MULTIPLICATION.

Due to nonideal device behaviors and circuit issues, analog computations are vulnerable to errors. We simulated with cell’s nonideality variance ranging up to 10% and observed no change in failure probability until 6% variance. Beyond that, failures in decryption are detected with error correcting code/cyclic redundancy check and fixed with retransmissions. For commercial reality, such circuits will have to show high yield, reliability, and low cost in the manufacturing processes.

CONCLUSION

This work evaluates the use of memristor crossbars for accelerating lattice-based PQC. We show that even a simple implementation of SABER, a PQC candidate for NIST round 3, performs up to 3.4× faster than existing hardware proposals for SABER. By exploiting SABER’s algorithmic properties, e.g., its power-of-two modulo operations, we can further boost the accelerator’s efficiency. We identify polynomial multiplication as the key operation in lattice-based schemes and show that crossbar-based designs might not benefit from some of the existing software techniques for efficient multiplication. We propose SABER-specific variable-precision ADCs, which, along with computation reordering, allow high levels of ADC sharing. We observe that ADC sharing improves computational and EE by 1.3–1.8×. To further reduce ADC overheads, we propose simple analog shift-and-add techniques, which offer an additional 1.3–6.3× increase in efficiency.

REFERENCES


SARABJEET SINGH is a Ph.D. student at the Kahlert School of Computing, University of Utah, Salt Lake City, UT, 84112, USA, working on accelerating security primitives, ranging from efficient memory integrity verification to postquantum cryptography. His research interests include advancing applications of homomorphic encryption. Singh received his B.Tech. degree in mechanical engineering with a minor in computer science and engineering from the Indian Institute of Technology Gandhinagar. Contact him at sarab@cs.utah.edu.

XIONG FAN is an assistant professor in the Department of Computer Science, Rutgers University, New Brunswick, NJ, 08901, USA. His research interests include various aspects of cryptography and its intersections with formal verification and hardware acceleration. Fan received his Ph.D. degree in computer science with a minor in applied mathematics from Cornell University. Contact him at leofanxiong@gmail.com.

ANANTH KRISHNA PRASAD is a graduate research assistant at the School of Computing, University of Utah, Salt Lake City, UT, 84112, USA. His research interests include energy-efficient memory system design, application-specific non-von Neumann computing, and emerging memory technologies. Prasad received his bachelor’s degree in electronics and communication engineering from Birla Institute of Technology Gandhinagar. Contact him at sarab@cs.utah.edu.
Technology and Science, Pilani. Contact him at ananth@cs.utah.edu.

LIN JIA is a Ph.D. student at the Kahlert School of Computing, University of Utah, Salt Lake City, UT, 84112, USA, where she is advised by Prof. Rajeev Balasubramonian at the Utah Arch Lab. Her research interests include software–hardware co-design accelerators and machine learning, with a current focus on a spiking-neural-network-based data prefetcher. Lin received her master of science degree in computer science from the University of Utah. Contact her at lin.jia@utah.edu.

ANIRBAN NAG is a senior researcher at Huawei Zurich, 8600 Dübendorf, Switzerland. His research interests include memory subsystem and near data processing. Nag received his Ph.D. degree in computer science from the University of Utah. Contact him at anirban.nag@huawei.com.

RAJEEV BALASUBRAMONIAN is a professor at the Kahlert School of Computing, University of Utah, Salt Lake City, UT, 84112, USA. His research explores memory systems, security, and accelerators. Prof. Balasubramonian received his Ph.D. degree in computer science from the University of Rochester. He is a Fellow of IEEE. Contact him at rajeev@cs.utah.edu.

MAHDI NAZM BOJNORDI is an assistant professor with the School of Computing, University of Utah, Salt Lake City, UT, 84112, USA, where he leads the Unconventional Computer Architecture Laboratory. His research interests include energy-efficient architectures, low-power memory systems, and the application of emerging memory technologies to computer systems. Bojnordi received his Ph.D. degree in electrical and computer engineering from the University of Rochester, Rochester, NY, USA. Contact him at bojnordi@cs.utah.edu.

ELAINE SHI is an associate professor with the Computer Science Department of Carnegie Mellon University, Pittsburgh, PA, 15213, USA. Her research interests include cryptography, game theory, algorithms, and foundations and blockchains. Shi received her Ph.D. degree in computer science from Carnegie Mellon University. Contact her at runting@gmail.com.