

Lecture: Pipelining Hazards


- Topics: structural and data hazards
- HW2 posted later today; due in a week




Use the PC to access the I-cache and increment PC by 4




Read registers, compare registers, compute branch target; for now, assume branches take 2 cyc (there is enough work that branches can easily take more)




ALU computation, effective address computation for load/store



Memory access to/from data cache, stores finish in 4 cycles



Write result of ALU computation or load into register file



RISC/CISC Loads/Stores

Convert this C code into equivalent RISC assembly instructions

$$a[i] = b[i] + c[i];$$

Convert this C code into equivalent RISC assembly instructions


```
a[i] = b[i] + c[i];
                     # R1 has the address for variable i
LD R2, [R1]
MUL R3, R2, 8
                     # the offset from the start of the array
                    # R4 has the address of a[0]
ADD R7, R3, R4
ADD R8, R3, R5
                    # R5 has the address of b[0]
ADD R9, R3, R6
                    # R6 has the address of c[0]
LD R10, [R8]
                    # Bringing b[i]
LD R11, [R9]
                    # Bringing c[i]
ADD R12, R11, R10 # Sum is in R12
ST R12, [R7]
                    # Putting result in a[i]
                                                           10
```

Pipeline Summary

	RR	ALU	DM	RW
ADD R3 ← R1, R2	Rd R1,R2	R1+R2		Wr R3
BEZ R1, [R5] Con	Rd R1, R5 npare, Set I			
LD R6 ← 8[R3]	Rd R3	R3+8	Get data	Wr R6
ST R6 → 8[R3]	Rd R3,R6	R3+8	Wr data	


• For the following code sequence, show how the instraflow through the pipeline:

```
ADD R3 \leftarrow R1, R2
LD R7 \leftarrow 8[R6]
ST R9 \rightarrow 4[R8]
BEZ R4, [R5]
```



• For the following code sequence, show how the instra flow through the pipeline:

```
ADD R3 \leftarrow R1, R2
LD R7 \leftarrow 8[R6]
ST R9 \rightarrow 4[R8]
BEZ R4, [R5]
```



Hazards

- Structural hazards: different instructions in different stages (or the same stage) conflicting for the same resource
- Data hazards: an instruction cannot continue because it needs a value that has not yet been generated by an earlier instruction
- Control hazard: fetch cannot continue because it does not know the outcome of an earlier branch – special case of a data hazard – separate category because they are treated in different ways

Structural Hazards

- Example: a unified instruction and data cache
 stage 4 (MEM) and stage 1 (IF) can never coincide
- The later instruction and all its successors are delayed until a cycle is found when the resource is free → these are pipeline bubbles
- Structural hazards are easy to eliminate increase the number of resources (for example, implement a separate instruction and data cache)


• Show the instruction occupying each stage in each cycle (no bypassing) if I1 is R1+R2 \rightarrow R3 and I2 is R3+R4 \rightarrow R5 and I3 is R7+R8 \rightarrow R9

		· · · · · · · · · · · · · · · · · · ·		2			
CYC-1	CYC-2	CYC-3	CYC-4	CYC-5	CYC-6	CYC-7	CYC-8
IF	IF	IF	IF	IF	IF	IF	IF
D/R	D/R	D/R	D/R	D/R	D/R	D/R	D/R
ALU	ALU	ALU	ALU	ALU	ALU	ALU	ALU
DM	DM	DM	DM	DM	DM	DM	DM
RW	RW	RW	RW	RW	RW	RW	RW

• Show the instruction occupying each stage in each cycle (no bypassing) if I1 is R1+R2 \rightarrow R3 and I2 is R3+R4 \rightarrow R5 and I3 is R7+R8 \rightarrow R9

IT IT IS RI+R27R3 and IZ IS R3+R47R5 and I3 IS R7+R87R9							
CYC-1	CYC-2	CYC-3	CYC-4	CYC-5	CYC-6	CYC-7	CYC-8
IF I1	IF I2	IF I3	IF I3	IF I3	IF 14	IF I5	IF
D/R	D/R I1	D/R I2	D/R I2	D/R I2	D/R I3	D/R 14	D/R
ALU	ALU	ALU I1	ALU	ALU	ALU I2	ALU I3	ALU
DM	DM	DM	DM I1	DM	DM	DM I2	DM I3
RW	RW	RW	RW	RW I1	RW	RW	RW I2

Bypassing: 5-Stage Pipeline



Source: H&P textbook ¹⁸

Show the instruction occupying each stage in each cycle (with bypassing) if I1 is R1+R2→R3 and I2 is R3+R4→R5 and I3 is R3+R8→R9.
 Identify the input latch for each input operand.

CYC-1	CYC-2	CYC-3	CYC-4	CYC-5	CYC-6	CYC-7	CYC-8
IF							
D/R							
ALU							
DM							
RW							

Show the instruction occupying each stage in each cycle (with bypassing) if I1 is R1+R2→R3 and I2 is R3+R4→R5 and I3 is R3+R8→R9.
 Identify the input latch for each input operand.

CYC-1	CYC-2	CYC-3	CYC-4	CYC-5	CYC-6	CYC-7	CYC-8
IF I1	IF I2	IF I3	IF 14	IF I5	IF	IF	IF
D/R	D/R I1	D/R I2	D/R I3	D/R I4	D/R	D/R	D/R
ALU	ALU	ALU I1	ALU 12	ALU I3	ALU	ALU	ALU
DM	DM	DM	DM I1	DM I2	DM I3	DM	DM
RW	RW	RW	RW	RW I1	RW I2	RW I3	RW