

Lecture 22: Cache Examples

- Today's topics:
 - Cache access
 - Example problems in cache design


Set Assoc Accessing the Cache

Direct mapped
1 blk per row
set

Query
: URL


wapo.com / story3
tag off

index




compare
H M

Accessing the Cache



The Tag Array




Direct-mapped cache:
each address maps to
a unique address


16

4

Example Access Pattern




Increasing Line Size




Associativity

Cache capacity (size) =
rows x cols x blksize



Associativity

$$\text{Cache size} = 64 \text{ S} \times 4 \text{ W} \times 16 \text{ B} \\ = 4096 \text{ B} = 4 \text{ KB}$$



Example 1

$$32KB = sets \times 4 \times 32B$$

- 32 KB 4-way set-associative data cache array with 32 byte line sizes

blk size

- How many sets? 256

- How many index bits, offset bits, tag bits?

8

5

19

- How large is the tag array?

$$= 256 \times 4 \times 19b = 19Kb = 2.375KB$$

2.375KB

Tag

32KB

Data

Data array

Cache size = #sets x #ways x blocksize

Index bits = $\log_2(\text{sets})$

Offset bits = $\log_2(\text{blocksize})$

Addr width = tag + index + offset

$2^{\text{index bits}} = \text{sets}$
 $2^{\text{offset bits}} = \text{blk size}$

32b

Tag array size = #sets x #ways x tag size

$$sets = \frac{32KB}{4 \times 32B} = \frac{2^5 \times 2^{10}}{2^2 \times 2^5} = 2^8 = 256$$

Example 1

- 32 KB 4-way set-associative data cache array with 32 byte line sizes

cache size = #sets x #ways x block size

- How many sets? 256
- How many index bits, offset bits, tag bits?

8	5	19
$\log_2(\text{sets})$	$\log_2(\text{blksize})$	addrsz-index-offset

- How large is the tag array?


tag array size = #sets x #ways x tag size
= 19 Kb = 2.375 KB

Example 2

Show how the following addresses map to the cache and yield hits or misses.
The cache is direct-mapped, has 16 sets, and a 64-byte block size.
Addresses: 8, 96, 32, 480, 976, 1040, 1096



.
. .
.



→ Offset = address % 64 (address modulo 64, extract last 6)
Index = address/64 % 16 (shift right by 6, extract last 4)
Tag = address/1024 (shift address right by 10)


	32-bit address			
	22 bits tag	4 bits index	6 bits offset	
8:	0	0	8	M
96:	0	1	32	M
32:	0	0	32	H
480:	0	7	32	M
976:	0	15	16	M
1040:	1	0	16	M
1096:	1	1	8	M

Example 3

- A pipeline has CPI 1 if all loads/stores are L1 cache hits
- 40% of all instructions are loads/stores
- 85% of all loads/stores hit in 1-cycle L1
- 50% of all (10-cycle) L2 accesses are misses
- Memory access takes 100 cycles
- What is the CPI?

stalls from

$$\begin{aligned}\text{misses} &= 15 \times 10 \text{ cyc} \\ &+ 7.5 \times 100 \text{ cyc} \\ &= 900 \text{ cyc}\end{aligned}$$



$$\begin{aligned}\text{Exec time} &= 250 + 900 \\ \text{CPI} &= \frac{1150}{250} = 4.6\end{aligned}$$


Example 3

- A pipeline has CPI 1 if all loads/stores are L1 cache hits
40% of all instructions are loads/stores
85% of all loads/stores hit in 1-cycle L1
50% of all (10-cycle) L2 accesses are misses
Memory access takes 100 cycles
What is the CPI?

Start with 1000 instructions

1000 cycles (includes all 400 L1 accesses)
+ 400 (ld/st) x 15% x 10 cycles (the L2 accesses)
+ 400 x 15% x 50% x 100 cycles (the mem accesses)
= 4,600 cycles
CPI = 4.6

Example 4



Example 4

