

Lecture 19: Branches

- Today's topics:
 - Branch prediction
 - (Also see class notes on pipelining, hazards, etc.)

HW 7 due tomorrow
HW 8 released today - due next Friday
Material until Tue (3/25)
included in Mid-2

PoP/PoC Summary

Without bypassing:

PoP is typically whenever the register file write is completed

PoC is typically at the start of register file read

With bypassing:

PoP is when the value to be written to the register is available

For an Add, right after the ALU stage

For a Load, right after the DM stage

For an FP-Add, right after all the FP-Add stages have finished

PoC is right before one of the compute units needs its input

For an Add, right before the ALU stage

For a Load, right before the ALU stage

For a store, one operand is needed right before ALU stage



one operand is needed right before DM stage

Pipeline Depth ↑

5-stages - $\frac{2}{0/1}$ stalls

↑
stalls
↓
IPC

7/9 stages - $\frac{4}{2}$ stalls



Consider IPC + latch overhead



10-20 stages

Control Hazards

1 M instrs

$\frac{1M}{6}$ are br

Execution time = $1M + 0.167 M$ cycles
CPI

Assumption

without control hazard: ~~CPI~~ = 1

- Simple techniques to handle control hazard stalls: $CPI = 1.1667$

⇒ for every branch, introduce a stall cycle (note: every 6th instruction is a branch!)

⇒ + profile assume the branch is not taken and start fetching the next instruction – if the branch is taken, need hardware to cancel the effect of the wrong-path instruction $CPI = 1.032$

⇒ fetch the next instruction (branch delay slot) and execute it anyway – if the instruction turns out to be on the correct path, useful work was done – if the instruction turns out to be on the wrong path, hopefully program state is not lost

⇒ make a smarter guess and fetch instructions from the expected target

Br Prediction

CPI =
1 (opt A)
1.032 (opt B)
1.128 (opt C)
1.16 (opt D)


Control Hazards

BFA \$S1, \$S2, offset

BR outcome known
 $PC = PC + 4 + \text{offset}$
 (Taken)

$PC + 4 \Rightarrow \text{Not Taken}$

occasionally




if
 then (NT)
 80%
 no pen


20% else (Taken)
 penalty of 1 cycle

0.16 are br
 $\times 0.2$
 $\times 1 \text{ cycle} = 0.032$


Branch Delay Slots




a. From before





Becomes




b. From target





Becomes




Pipeline without Branch Predictor



Pipeline with Branch Predictor



Bimodal Predictor



2-Bit Prediction


- For each branch, maintain a 2-bit saturating counter:
if the branch is taken: $\text{counter} = \min(3, \text{counter} + 1)$
if the branch is not taken: $\text{counter} = \max(0, \text{counter} - 1)$
... sound familiar?
- If ($\text{counter} \geq 2$), predict taken, else predict not taken
- The counter attempts to capture the common case for each branch

Indexing functions
Multiple branch predictors
History, trade-offs

Slowdowns from Stalls

- Perfect pipelining with no hazards \rightarrow an instruction completes every cycle (total cycles \sim num instructions)
 \rightarrow speedup = increase in clock speed = num pipeline stages
- With hazards and stalls, some cycles (= stall time) go by during which no instruction completes, and then the stalled instruction completes
- Total cycles = number of instructions + stall cycles

Multicycle Instructions



© 2003 Elsevier Science (USA). All rights reserved.

- Multiple parallel pipelines – each pipeline can have a different number of stages
- Instructions can now complete out of order – must make sure that writes to a register happen in the correct order