



Lecture 18: Pipelining Hazards



- Today's topics:

- Data hazards and instruction scheduling
- Control hazards



↑ HW effort (byp)

and/or


Compiler effort (scheduling)

HW 7 due Friday
HW 8 due next Friday
Mid Term 2 wks away
(Tuesday)

Example 2 – Bypassing

I1 Prod R3 ←
I2 Cons ← R3

- Show the instruction occupying each stage in each cycle (with bypassing)
 if I1 is $R1+R2 \rightarrow R3$ and I2 is $R3+R4 \rightarrow R5$ and I3 is $R3+R8 \rightarrow R9$.
 Identify the input latch for each input operand.



Problem 0

D/R is where you stall
Decade and Reg Rd

add \$1, \$2, \$3
add \$5, \$1, \$4

J1 Prod
J2 Cons

- Point of Production
 - Point of Consumption

Without bypassing:

add \$1, \$2, \$3: IF DR AL DM RW

add \$5, \$1, \$4: ↑ IF DR DR DR AL DM RW
C1 C2

With bypassing:


add \$1, \$2, \$3: IF DR AL DM RW

add \$5, \$1, \$4: IF DR AL DM RW



R instead of 1 2nd half of 2nd POC is
RW 2 stalls D/R
M RW
stalls

Problem 1 – No Byp

Add; Pop is stage 4.5
lw; POC is stage 1.5





Prod add \$1, \$2, \$3
Cons lw \$4, 8(\$1)



2 stalls

Prod Add : IF DR AL DM RW


Cons lw : IF DR DR DR DR




3 DR stages
instead of 4

Add: PoP is end of ALU
lw: PoC is start of ALU

Problem 1 – with Byp ~~=~~




front add \$1, \$2, \$3
lw \$4, 8(\$1)





1 DR stage \Rightarrow No stalls

Problem 2 – no Byp

Prod: lw : $\overset{Pop}{lw}$ in stage 4,5
 Cons: lw : $\underset{Pc}{lw}$ in stage 1,5



prod lw \$1, 8(\$2)
 cons lw \$4, 8(\$1)




Prod: lw : IF DR AL $\overset{5M}{\swarrow}$ RW
 Cons: lw : IF PR DR DR
 $\overset{Pc}{\nearrow}$ $\overset{Pc}{\nearrow}$



2 stalls

Prod Iw : PoP is end of DM
 Cons Iw : PoC is start of ALU




Iw \$1, 8(\$2)
 Iw \$4, 8(\$1)



Prod Iw: IF DR AL DM RW




Cons Iw:



2 DR stages,
 \Rightarrow 1 stall⁷ cycle

Problem 3 – no Byp


Prod
lws \$1, 8(\$2)
Gns sw \$1, 8(\$3)



2 stalls

Problem 3 – with Byp


Pop for lw is end of DM
 JSW PoC for \$1 is start of DM
 PoC for \$3 is start of ALU



Problem 4 - no Byp

Prod Iw : PoP is end of st 9
Cons add; PoC is start of st 5


A 7 or 9 stage pipeline, RR and RW take an entire stage



Problem 4 – with Byp

Prod (w; Pop is end of st 8
 Cons add: POC is start of st 6

A 7 or 9 stage pipeline, RR and RW take an entire stage



Problem 4

Without bypassing: 4 stalls


IF:IF:DE:DE:RR:AL:DM:DM:RW

IF: IF :DE:DE:DE:DE: DE :DE:RR:AL:RW

With bypassing: 2 stalls

IF:IF:DE:DE:RR:AL:DM:DM:RW


IF: IF :DE:DE:DE:DE: RR :AL:RW



Control Hazards


- Simple techniques to handle control hazard stalls:
 - for every branch, introduce a stall cycle (note: every 6th instruction is a branch!)
 - assume the branch is not taken and start fetching the next instruction – if the branch is taken, need hardware to cancel the effect of the wrong-path instruction
 - fetch the next instruction (branch delay slot) and execute it anyway – if the instruction turns out to be on the correct path, useful work was done – if the instruction turns out to be on the wrong path, hopefully program state is not lost
 - make a smarter guess and fetch instructions from the expected target

Control Hazards



Branch Delay Slots

a. From before



b. From target

