
Lecture 17: Pipelining

- Today's topics:
 - 5-stage pipeline
 - Hazards
 - Data dependence handling with bypassing
 - Data dependence examples

Look at "Notes" links on class webpage (FSM, data hazards)

HW7

A 5-Stage Pipeline



Source: H&P textbook

Unpipelined > 5-stage pipelire Example A 3rd factor; pipelined has in theory, 5x speeday
more stalls - typical IPC=0.8
• Unpipelined processor: 5ns + 0.2ns latch overhead speedup; 3.9)
Cycle Time: 5.2 ns
CPI: 1 IPC: 1 (assuming ideal conditions
Clock Speed: 1/5.2ns = 180 MHz CPI: 1 IPC: 1 Throughput: (hshs per second = IPC x clkspeed = 1 x 180 MHz = 180 million insta
= IPC x clkspeed = 1 × 180 MHz = 180 million Inst
• Pipelined processor: 5 stages, longest stage 1.2ns + 0.2ns latch
Cycle Time: 1.4 " = D.18 BIPC
Clock Speed: 1/1/2 - TID MILE CaCI
CPI: 1 IPC: 1 (id.).
Throughput:
CPI: 1 IPC: 1 (idealized > nor-uniform orthod Throughput: no-stall assurptions) Stays)
= IC x clkspeed
= 1 x 710 MHz = 700 MIPS = 0.710 BIPS Speedup = Thrup = 0.71 3=3.0
Speedup = Thrup = U.T. 3
June a 010

Quantitative Effects

- As a result of pipelining:
- s a result of pipelining: Uppipe; linstr; 5,2ns

 > Time in ns per instruction goes up

 Each instruction:

 - Each instruction takes more cycles to execute
 - > But... average CPI remains roughly the same
 - Clock speed goes up
 - Total execution time goes down, resulting in lower average time per instruction
 - Under ideal conditions, speedup
 - = ratio of elapsed times between successive instruction completions
 - = number of pipeline stages = increase in clock speed

Hazards IM Im Reptile RW I had

• Structural hazards: different instructions in different stages (or the same stage) conflicting for the same resource

Data hazards: an instruction cannot continue because it needs a value that has not yet been generated by an earlier instruction

Next Weels

Conflicts/Problems

- I-cache and D-cache are accessed in the same cycle it helps to implement them separately
- Registers are read and written in the same cycle easy to deal with if register read/write time equals cycle time/2
- Instructions can't skip the DM stage, else conflict for RW
 - Consuming instruction may have to wait for producer Datahaz
 - Branch target changes only at the end of the second stage
 - -- what do you do in the meantime?

Structural Hazards

- Example: a unified instruction and data cache

 stage 4 (MEM) and stage 1 (IF) can never coincide
- The later instruction and all its successors are delayed until a cycle is found when the resource is free → these are pipeline bubbles
- Structural hazards are easy to eliminate increase the number of resources (for example, implement a separate instruction and data cache, add more register ports)

Data Hazards

prod in \$t1

producer add

\$11, \$51, \$52

• An instruction produces a value in a given pipeline stage \$\tau_1,\tau_1\tau_2

 A subsequent instruction consumes that value in a pipeline \$t1 consumed stage

 The consumer may have to be delayed so that the time of consumption is later than the time of production

Example 1 - No Bypassing _ hazard >> stalls

deta dep - hazara / 5,000									
• Show the instruction occupying each stage in each cycle (no bypassing) Thirt I1 is R1+R2—R3 and I2 is R3+R4—R5 and I3 is R7+R8—R9									
	CYC-1	CYC-2	CYC-3	CYC-4	CYC-5	CYC-6	CYC-7	CYC-8	
7	IF J1	IF I2	IF T3	IF I3	IF I3	IF	IF	IF	
D	D/R Ewde	D/R//	D/R///	D/R//	D/R//	D/R I3	D/R	D/R	Ignore Warning
	ALU	AL3	ALU I1	ALU	ALU	ALU IZ	ALU J3	ALU	3 inst
	DM	DM	DM	DM I1	ZOM	S DM BCC	DM エこ	DM 23	5 cyc = 0.6
	RW	RW	RW	RW	XW T 1	RW	RW	RW T2	9 7 3



 Show the instruction occupying each stage in each cycle (no bypassing) if I1 is R1+R2 \rightarrow R3 and I2 is R3+R4 \rightarrow R5 and I3 is R7+R8 \rightarrow R9 \leftarrow

(CYC-1	CYC-2	CYC-3	CYC-4	CYC-5	CYC-6	CYC-7	CYC-8 S	•
	IF I1	IF I2	IF I3	IF I3	IF I3	IF 14	IF 15	IF	l
	D/R	D/R I1	D/R I2	D/R I2	D/R I2	D/R I3	D/R 14	D/R	
	ALU	ALU	ALU I1	ALU	ALU	ALU I2	ALU 13	ALU	
	DM	DM	DM	DM I1	DM	DM	DM I2	DM I3	
	RW	RW	RW	RW	RW I1	RW	RW	RW I2	10

 Show the instruction occupying each stage in each cycle (with bypassing) if I1 is R1+R2 \rightarrow R3 and I2 is R3+R4 \rightarrow R5 and I3 is R3+R8 \rightarrow R9. Identify the input latch for each input operand. CYC-8 CYC-2 CYC-3 CYC-4 CYC-5 CYC-6 CYC-7 IF IF IF IF IF IF IF IF TZ I1 D/R D/R D/R D/R D/R D/R D/R D/R 13 **ALU** ALU **ALU ALU ALU ALU ALU** IZ 工1 DM DM DM DM DM DM DM DM <u>11</u> RW **RW** RW **RW RW RW** RW RW 11

Example 2 – Bypassing

Show the instruction occupying each stage in each cycle (with bypassing) if I1 is R1+R2→R3 and I2 is R3+R4→R5 and I3 is R3+R8→R9.
 Identify the input latch for each input operand.

CYC-1	CYC-2	CYC-3	CYC-4	CYC-5	CYC-6	CYC-7	CYC-8
IF I1	IF I2	IF I3	IF I4	IF I5	IF	IF	IF
11	12	13	14				
D/R	D/R	D/R	D/R	D/R	D/R	D/R	D/R
	l1	12 13 13	13 L4 L3	4 			
ALU	ALU	ALU	ALU	ALU	ALU	ALU	ALU
		I1	12	13			
DM	DM	DM	DM	DM	DM	DM	DM
			I1	12	13		
RW	RW	RW	RW	RW	RW	RW	RW
				l1	12	I3	

Problem 0

add \$1, \$2, \$3 add \$5, \$1, \$4

- Point of Production
- Point of Consumption

Without bypassing:

add \$1, \$2, \$3: IF DR AL DM RW

add \$5, \$1, \$4: IF DR DR DR AL DM RW

With bypassing:

add \$1, \$2, \$3: IF DR AL DM RW

add \$5, \$1, \$4: IF DR AL DM RW