

Lecture 16: Basic Pipelining

- Today's topics:
 - 5-stage pipeline
 - Hazards


240 students

	A	A-	B+	B	B-	C+/C/C-
%ile	16%	32%	45%	58%	71%	86%
Rank	38	77	108	139	170	206
Score	90	84	79.1	75.5	71	62.6

Midterm

1


Latches and Clocks in a Single-Cycle Design



- The entire instruction executes in a single cycle
- Green blocks are latches
- At the rising edge, a new PC is recorded ↑
- At the rising edge, the result of the previous cycle is recorded ↑
- At the falling edge, the address of LW/SW is recorded so ↓
we can access the data memory in the 2nd half of the cycle


Multi-Stage Circuit

- Instead of executing the entire instruction in a single cycle (a single stage), let's break up the execution into multiple stages, each separated by a latch



The Assembly Line

$$\text{Thruput} = \frac{1 \text{ car}}{24 \text{ hrs}}$$



Throughput = $\frac{1 \text{ car}}{8 \text{ hrs}}$

Speedup = 3x

Performance Improvements?

With pipelining

- Does it take longer to finish each individual job?

Ideal

Opt

Pess

No
(24 hrs)

Yes
(25 hrs
tr ovhd)
Yes

- Does it take shorter to finish a series of jobs?

3x Yes

- What assumptions were made while answering these questions?

Ideal: no ovhd of trans betw stages
Task is perfectly split into 3

- Is a 10-stage pipeline better than a 5-stage pipeline?

[No dependencies]




7 - 9 - 8
9 - 9 - 9

Speedup = $\frac{24}{9} = 2.67$


A 5-Stage Pipeline

Hit steady state
↓



A 5-Stage Pipeline

$I1: \text{beg } \$t1, \$t2, \text{off}$



A 5-Stage Pipeline


Branches

IM instr
1.5M cycles

IPC = 0.67
CPI = 1.5

Read registers, compare registers, compute branch target; for now, assume branches take 2 cyc (there is enough work that branches can easily take more)


Time (in clock cycles)



A 5-Stage Pipeline

stage 2 is performed in the 2nd half of cycle

ALU computation, effective address computation for load/store




A 5-Stage Pipeline

Memory access to/from data cache, stores finish in 4 cycles

ADD does nothing in the DM stage


Memory access to/from data cache, stores finish in 4 cycles



A 5-Stage Pipeline

Write result of ALU computation or load into register file

Rw



Pipeline Summary

every instr has to be fetched

IM

RR

ALU

DM

RW

ADD R1, R2, → R3 Rd R1,R2 R1+R2 -- Wr R3

BEQ R1, R2, 100 Rd R1, R2 -- -- --
 Compare, Set PC

LD 8[R3] → R6 Rd R3 R3+8 Get data Wr R6
 DM

ST 8[R3] ← R6 Rd R3,R6 R3+8 Wr data --

stores & Br do not write to registers

Performance Improvements?

1M instrs
1.16M cycles

$$IPC = \frac{1}{1.16} = 0.85$$

- Does it take longer to finish each individual job? No (ideal)
- Does it take shorter to finish a series of jobs? Yes 1M instrs
1M cycles
- What assumptions were made while answering these questions?
 - No dependences between instructions
 - Easy to partition circuits into uniform pipeline stages
 - No latch overheadSome bubbles from Br
- Is a 10-stage pipeline better than a 5-stage pipeline? Depends on

Quantitative Effects

- As a result of pipelining:
 - Time in ns per instruction goes up
 - Each instruction takes more cycles to execute
 - But... average CPI remains roughly the same
 - Clock speed goes up
 - Total execution time goes down, resulting in lower average time per instruction
 - Under ideal conditions, speedup
 - = ratio of *elapsed times between successive instruction completions*
 - = number of pipeline stages = increase in clock speed

Conflicts/Problems

- I-cache and D-cache are accessed in the same cycle – it helps to implement them separately
- Registers are read and written in the same cycle – easy to deal with if register read/write time equals cycle time/2
- Branch target changes only at the end of the second stage
-- what do you do in the meantime?

Hazards

- Structural hazards: different instructions in different stages (or the same stage) conflicting for the same resource
- Data hazards: an instruction cannot continue because it needs a value that has not yet been generated by an earlier instruction
- Control hazard: fetch cannot continue because it does not know the outcome of an earlier branch – special case of a data hazard – separate category because they are treated in different ways