#### Lecture 16: Basic Pipelining


- Today's topics:
  - 5-stage pipeline
  - Hazards

240 students

		А	A-	B+	В	B-	C+/C/C-
	%ile	16%	32%	45%	58%	71%	86%
	Rank	38	77	108	139	170	206
	Score	90	84	79.1	75.5	71	62.6
Midterm							

1


#### Latches and Clocks in a Single-Cycle Design



- The entire instruction executes in a single cycle
- Green blocks are latches
- At the rising edge, a new PC is recorded T
- At the rising edge, the result of the previous cycle is recorded
- At the falling edge, the address of LW/SW is recorded so
   we can access the data memory in the 2<sup>nd</sup> half of the cycle


#### Multi-Stage Circuit

 Instead of executing the entire instruction in a single cycle (a single stage), let's break up the execution into multiple stages, each separated by a latch



## The Assembly Line

Thruput = 1 car zu hrs



### Performance Improvements?

### Ideal

With pipeling




Does it take shorter to finish a series of jobs?

• What assumptions were made while answering these questions?

Theal; no orline of trans between styles


Task is perfectly split into 3

• Is a 10-stage pipeline better than a 5-stage pipeline?



Pess


Hit steady state



Source: H&P textbook

## I1; beg \$t1, \$t2,8f

#### A 5-Stage Pipeline




Branches

IM irstr


IPC= 0.67

Read registers, compare registers, compute branch target; for now, assume branches take 2 cyc (there is enough work that branches can easily take more)




stage 2 Reg Rd is performed in 1

ALU computation, effective address computation for load/store




ADD does nothing in

Memory access to/from data cache, stores finish in 4 cycles



#### RU

#### Write result of ALU computation or load into register file



Pipeline Summary

every instr has to be

RR

**ALU** 

DM

**RW** 

ADD R1, R2,  $\rightarrow$  R3 Rd R1,R2 R1+R2



Wr R3

BEQ R1, R2, 100 Rd R1, R2

Compare, Set PC

 $8[R3] \rightarrow R6$ 

Rd R3

R3+8

Get data PM

Wr R6

ST 8[R3] ← R6

Rd R3,R6

R3+8

Wr data

stores & Br do not write to repisters

# Performance Improvements? 1.164 cycle

1PC= 1:16 =0.85

- Does it take longer to finish each individual job? No (ideal)
- Does it take shorter to finish a series of jobs?
- What assumptions were made while answering these questions?
  - No dependences between instructions
  - Easy to partition circuits into uniform pipeline stages
  - No latch overhead

• Is a 10-stage pipeline better than a 5-stage pipeline?

Dependo or

Some

#### **Quantitative Effects**

- As a result of pipelining:
  - Time in ns per instruction goes up
  - Each instruction takes more cycles to execute
  - But... average CPI remains roughly the same
  - Clock speed goes up
  - ➤ Total execution time goes down, resulting in lower average time per instruction
  - Under ideal conditions, speedup
    - = ratio of elapsed times between successive instruction completions
    - = number of pipeline stages = increase in clock speed

#### Conflicts/Problems

- I-cache and D-cache are accessed in the same cycle it helps to implement them separately
- Registers are read and written in the same cycle easy to deal with if register read/write time equals cycle time/2
- Branch target changes only at the end of the second stage
   -- what do you do in the meantime?

#### Hazards

- Structural hazards: different instructions in different stages (or the same stage) conflicting for the same resource
- Data hazards: an instruction cannot continue because it needs a value that has not yet been generated by an earlier instruction
- Control hazard: fetch cannot continue because it does not know the outcome of an earlier branch – special case of a data hazard – separate category because they are treated in different ways