

Lecture 5: More Instructions, Control Flow

- Today's topics:
 - Load/store instructions
 - Numbers, control instructions
 - Procedure calls

HW2 due next
Tues/Wed

Recap $\$gp \leftarrow 0 + 1000$


addi $\$gp, \$zero, 1000$

load/stores

int a, b, c, d[10]

a = b + c;

→ lw $\$t1, 4(\$gp)$
lw $\$t2, 8(\$gp)$
add $\$t0, \$t1, \$t2$
sw $\$t0, 0(\$gp)$




RISC

Memory Organization

```
foo() {  
    int x, y;  
    foo();  
}
```

\$gp points to area in memory that saves global variables



Memory Instruction Format

- The format of a load instruction:


destination register
source address

lw \$t0, 8(\$t3)

any register



a constant that is added to the register in parentheses

$\$t3 + 8 \Rightarrow$ gives me an addr memory



Memory Instruction Format

- The format of a store instruction:



Handwritten examples:

`lw $t0, -8($sp)` `addi $sp, $zero, 48`

$48 - 8$ *addr*

Example

$$C = d[0] + d[1]$$

int a, b, c, d[10];

add ~~\$s3~~, \$s4, \$s5
\$s3

addi \$gp, \$zero, 1000 # assume that data is stored at
base address 1000; placed in \$gp;
\$zero is a register that always
equals zero

{ lw \$s1, 0(\$gp) # brings value of a into register \$s1
lw \$s2, 4(\$gp) # brings value of b into register \$s2
lw \$s3, 8(\$gp) # brings value of c into register \$s3
lw \$s4, 12(\$gp) # brings value of d[0] into register \$s4
lw \$s5, 16(\$gp) # brings value of d[1] into register \$s5

Example



Convert to assembly:

C code: `d[3] = d[2] + a;`

Example

Convert to assembly:

C code: d[3] = d[2] + a;




Assembly (same assumptions as previous example):

```
→ lw    $s0, 0($gp)    # a is brought into $s0
   lw    $s1, 20($gp)   # d[2] is brought into $s1
   add   $s2, $s0, $s1 # the sum is in $s2
   sw    $s2, 24($gp)   # $s2 is stored into d[3]
```

Assembly version of the code continues to expand!

Memory Organization

- The space allocated on stack by a procedure is termed the activation record (includes saved values and data local to the procedure) – frame pointer points to the start of the record and stack pointer points to the end – variable addresses are specified relative to \$fp as \$sp may change during the execution of the procedure
- \$gp points to area in memory that saves global variables
- Dynamically allocated storage (with malloc()) is placed on the heap



Recap – Numeric Representations

0x 32 byte

• Decimal $35_{10} = 3 \times 10^1 + 5 \times 10^0$

~~0111~~ ~~1101~~

• Binary $00100011_2 = 1 \times 2^5 + 1 \times 2^1 + 1 \times 2^0 = +2^5 + 2 + 1 = 35$

• Hexadecimal (compact representation)

0x 23 or 23_{hex} $= 2 \times 16^1 + 3 \times 16^0$

0-15 (decimal) \rightarrow 0-9, a-f (hex)

0x 7D
 $= 7 \times 16^1 + 13 \times 16^0$

Dec	Binary	Hex	Dec	Binary	Hex	Dec	Binary	Hex	Dec	Binary	Hex
0	0000	00	4	0100	04	8	1000	08	12	1100	0c
1	0001	01	5	0101	05	9	1001	09	<u>13</u>	1101	<u>0d</u>
2	0010	02	6	0110	06	10	1010	0a	14	1110	0e
3	0011	03	7	0111	07	11	1011	0b	15	1111	0f

$112 + 13 = 125$

Examples of Conversion

0073₁₀ - decimal

↓ conv to bin

73 ÷ 2	36	rem 1
36 ÷ 2	18	rem 0
18 ÷ 2	9	rem 0
9 ÷ 2	4	rem 1
4 ÷ 2	2	rem 0
2 ÷ 2	1	rem 0
1 ÷ 2	0	rem 1
0 ÷ 2	0	rem 0

1×2^6 1×2^3 1×2^0
 00001001001
0x49
 0x AD
 A x 16¹
 + D x 16⁰
 = 160 + 13

1000 1111
 0x 8f bin
 dec → 8 x 16¹ + f x 16⁰
 128 + 15
 = 143₁₀

Instruction Formats

Instructions are represented as 32-bit numbers (one word), broken into 6 fields

R-type instruction

add \$t0, \$s1, \$s2

000000 10001 10010 01000 00000 100000

6 bits 5 bits 5 bits 5 bits 5 bits 6 bits

op rs rt rd shamt funct

opcode source source dest shift amt function

I-type instruction

lw \$t0, 32(\$s3)

6 bits 5 bits 5 bits 16 bits

opcode rs rt constant

(\$s3) (\$t0)

addi, \$t0, \$t1, 82

2¹⁶ 2⁶ x 2¹⁰

64 K

Logical Operations

$$\begin{array}{r} 100 \\ \times 73 \\ \hline \end{array}$$

$$\begin{array}{r} 73 \\ 2300 \end{array}$$

sl by 2 $\Rightarrow \times 10^2$

Logical ops

C operators

Java operators

MIPS instr

Shift Left

<<

<<

sll

7

Shift Right

>>

>>>

srl

Bit-by-bit AND

&

&

and, andi

Bit-by-bit OR

|

|

or, ori

Bit-by-bit NOT

~

~

nor (with \$zero)

srl
 $\Rightarrow \text{div by } 2^2$
 $\$t1 \times 2^3$

sll \$t0, \$t1, 3


101

\$t1 ,

40

\$t0 \leftarrow 101000

Control Instructions




- Conditional branch: Jump to instruction L1 if register1 equals register2: beq register1, register2, L1
Similarly, bne and slt (set-on-less-than)

- Unconditional branch:

j L1
jr \$s0 (useful for big jumps and procedure returns)

Convert to assembly:

```
if (i == j)
    f = g+h;
else
    f = g-h;
```



Control Instructions

- Conditional branch: Jump to instruction L1 if register1 equals register2: `beq register1, register2, L1`
Similarly, `bne` and `slt` (set-on-less-than)
- Unconditional branch:
`j L1`
`jr $s0` (useful for big jumps and procedure returns)

Convert to assembly:

```
if (i == j)
    f = g+h;
else
    f = g-h;
```

```
                bne  $s3, $s4, Else
                add  $s0, $s1, $s2
                j     End
Else:           sub  $s0, $s1, $s2
End:
```

← Then

Example

Convert to assembly:

```
while (save[i] == k)
    i += 1;
```

Values of i and k are in \$s3
and \$s5 and base of array
save[] is in \$s6

val ~~addr~~ of $i \rightarrow \$s3$
Example $k \rightarrow \$s5$

Convert to assembly:
Addr of save[0] $\rightarrow \$s6$
Addr of save[1] $\rightarrow \$s6+4$
Addr of save[2] $\rightarrow \$s6+8$

while (save[i] == k)

$i += 1;$ Addr of save[i] = $\$s6 + 4i$
 $\$s6 + \$s3 \times 4$

Values of i and k are in $\$s3$
and $\$s5$ and base of array
save[] is in $\$s6$

$\$t0 \leftarrow \text{value of save}[i]$
 $\$t1 \leftarrow \text{addr of save}[i]$

```
Loop: sll    $t1, $s3, 2
      add    $t1, $t1, $s6
      lw     $t0, 0($t1)
      bne    $t0, $s5, Exit
      addi   $s3, $s3, 1
      j      Loop
```

Exit:

```
      sll    $t1, $s3, 2
      add    $t1, $t1, $s6
Loop: lw     $t0, 0($t1)
      bne    $t0, $s5, Exit
      addi   $s3, $s3, 1
      addi   $t1, $t1, 4
      j      Loop
```

Exit:

Registers

- The 32 MIPS registers are partitioned as follows:
 - Register 0 : \$zero always stores the constant 0
 - Regs 2-3 : \$v0, \$v1 return values of a procedure
 - Regs 4-7 : \$a0-\$a3 input arguments to a procedure
 - Regs 8-15 : \$t0-\$t7 temporaries
 - Regs 16-23: \$s0-\$s7 variables
 - Regs 24-25: \$t8-\$t9 more temporaries
 - Reg 28 : \$gp global pointer
 - Reg 29 : \$sp stack pointer
 - Reg 30 : \$fp frame pointer
 - Reg 31 : \$ra return address

Procedures

- Local variables, AR, \$fp, \$sp
- Scratchpad and saves/restores
- Arguments and returns
- jal and \$ra