## Lecture 5: More Instructions, Control Flow

• Today's topics:

HWZ due next Tues, wed

- Load/store instructions
- Numbers, control instructions
- Procedure calls

Recap 39p ← 0+1000

addi \$90, 9200, 1000

load stores

int a,b,c,d[10]

a = b + c;

int a, b, c, d[10]

> lw \$t1, 4(\$9p)

1w \$t2, 8(9p)

add \$t0, \$t1, \$t2

Sw \$t0, 8(\$9p)

Memory

Value 75 19 Ad de 1004 100


RISC

## **Memory Organization**




3

\$gp points to area in memory that saves global variables



## **Memory Instruction Format**

The format of a load instruction:



> Reg that is read (STC regists)

any register

a constant that is added to the register in parentheses

\$t3+8 >> gives me an ad memo

## **Memory Instruction Format**

\$SP 7 43

• The format of a store instruction:

Ry file

a constant that is added to the register in parentheses

di \$5p, \$zero, 45

48-8 addr

# C= a[o] +d[i]

int a, b, c, d[10];

add



```
# base address 1000; placed in $gp;
# $zero is a register that always
# equals zero

Iw $$1,0($gp) # brings value of a into register $$1

Iw $$2,4($gp) # brings value of b into register $$2

Iw $$3,8($gp) # brings value of c into register $$3

Iw $$4,12($gp) # brings value of d[0] into register $$4


Iw $$5,16($gp) # brings value of d[1] into register $$5
```

Convert to assembly:

C code: d[3] = d[2] + a;

Convert to assembly:

C code: 
$$d[3] = d[2] + a;$$




Assembly (same assumptions as previous example):

Assembly version of the code continues to expand!

## **Memory Organization**

- The space allocated on stack by a procedure is termed the activation record (includes saved values and data local to the procedure) – frame pointer points to the start of the record and stack pointer points to the end – variable addresses are specified relative to \$fp as \$sp may change during the execution of the procedure
- \$gp points to area in memory that saves global variables
- Dynamically allocated storage (with malloc()) is placed on the heap



## Recap – Numeric Representations



Decimal

$$35_{10} = 3 \times 10^1 + 5 \times 10^0$$

Binary

$$00100011_2 = 1 \times 2^5 + 1 \times 2^1 + 1 \times 2^0$$

Hexadecimal (compact representation)

$$0x 23$$
 or  $23_{hex} = 2 \times 16^1 + 3 \times 16^0$ 

0-15 (decimal)  $\rightarrow$  0-9, a-f (hex)

Dec	Binary	Hex	Dec	Binary	Hex	Dec	Binary	Hex
0	0000	00	4	0100	04	8	1000	08
1	0001	01	5	0101	05	9	1001 '	09
2	0010	02	6	0110	06	10	1010	<b>0</b> a
3	0011	03	7	0111	07	11	1011	0b

Dec Binary Hex

12 1100 0c

13 1101 0d

14 1110 0e

15 1111 0f

## **Examples of Conversion** 007310-decimal +DX16° 36 rem 1 = 160+13 18 reno 36 = 2 Ox 8f Join 18 - 2 9 ren 0 ren 1 9 = 2 4:2 128 + 15 1 res 0 2:7 o real 1 - 2 0 = 2

#### **Instruction Formats**

Instructions are represented as 32-bit numbers (one word), broken into 6 fields

```
R-type instruction
                   add
                         $t0, $s1, $s2
        10001
               10010 01000
                             00000
                                    100000
000000
6 bits
         5 bits 5 bits 5 bits 6 bits
                 rt rd shamt
                                    funct
 op
          rs
       source source dest shift amt function
opcode
                    lw $t0, 32($s3)
I-type instruction
         5 bits 5 bits
                        16 bits
 6 bits
opcode
        rs rt
                     constant
         (\$s3)
               ($t0)
```

## **Logical Operations**

100 X73

73 7300

			S	by 2 => X10
Logical ops	C operators	Java operators	MIPS instr	
Shift Left Shift Right Bit-by-bit AND Bit-by-bit OR Bit-by-bit NOT	<< >>> & 	<< >>> &   ~	sll srl and, andi or, ori nor (with	7 n \$zero)
50 div by \$t1	2 2 2 - x 2	511	\$t0, \$t <del>10</del> \$t1	1, 3 >5 dec
		40	\$to c	10(000

### **Control Instructions**

- then yelse
- Conditional branch: Jump to instruction L1 if register1 equals register2: beq register1, register2, L1
   Similarly, bne and slt (set-on-less-than)
- Unconditional branch:

```
j L1
jr $s0 (useful for big jumps and procedure returns)
```

### Convert to assembly:

```
if (i == j)
    f = g+h;
else
    f = g-h;
```

merge

merge:

### **Control Instructions**

Conditional branch: Jump to instruction L1 if register1
 equals register2: beq register1, register2, L1
 Similarly, bne and slt (set-on-less-than)

Unconditional branch:

```
j L1
jr $s0 (useful for big jumps and procedure returns)
```

#### Convert to assembly:

```
if (i == j) bne $s3, $s4, Else add $s0, $s1, $s2 \longrightarrow else j End f = g-h; Else: sub $s0, $s1, $s2
```

End:

15

#### Convert to assembly:

```
while (save[i] == k)
i += 1;
```

Values of i and k are in \$s3 and \$s5 and base of array save[] is in \$s6

## val $\rightarrow $1 \rightarrow $53$ Example $k \rightarrow $55$

```
Add of Save [0] > 5
Convert to assembly: (1) > $5
                                           Loop: sll $t1, $s3, 2
                                                 add $t1, $t1, $s6
              Adob of save
                                                       $t0, 0($t1)
                                                 lw
                                                 bne $t0, $s5, Exit
   while (save[i] == k)
      i += 1; Add of Save [i
                                                 addi $s3, $s3, 1
                                                       Loop
                                           Exit:
  Values of i and k are in $s3
                                                       $t1, $s3, 2
                                                 sll
                                                 add $t1, $t1, $s6
  and $s5 and base of array
                                           Loop: lw $t0, 0($t1)
  save[] is in $s6
                                                 bne $t0, $s5, Exit
Ato E value of save [i]
At 1 < addr of save [i]
                                                 addi $s3, $s3, 1
                                                       $t1, $t1, 4
                                                 addi
                                                       Loop
```

Exit:

## Registers

The 32 MIPS registers are partitioned as follows:

```
Register 0 : $zero
                     always stores the constant 0
Regs 2-3 : $v0, $v1
                    return values of a procedure
Regs 4-7 : $a0-$a3
                    input arguments to a procedure
Regs 8-15: $t0-$t7
                    temporaries
Regs 16-23: $s0-$s7
                    variables
Regs 24-25: $t8-$t9
                     more temporaries
                    global pointer
■ Reg 28 : $gp
■ Reg 29 : $sp
                    stack pointer
■ Reg 30 : $fp
                    frame pointer
■ Reg 31 : $ra
                    return address
```

### **Procedures**

- Local variables, AR, \$fp, \$sp
- Scratchpad and saves/restores
- Arguments and returns
- jal and \$ra