Lecture 24: Cache Wrap-Up, Memory, Security

- Today's topics:
 - Cache examples, policies
 - Main memory system
 - Hardware security intro





Example 4



Tag array

Data array

Cache Misses

- On a write miss, you may either choose to bring the block into the cache (write-allocate) or not (write-no-allocate)
- On a read miss, you always bring the block in (spatial and temporal locality) – but which block do you replace?
 - > no choice for a direct-mapped cache
 - > randomly pick one of the ways to replace
 - replace the way that was least-recently used (LRU)
 - FIFO replacement (round-robin)

Writes

> inclusive

- When you write into a block, do you also update the copy in L2?
 - \succ write-through: every write to L1 \rightarrow write to L2
 - write-back: mark the block as dirty, when the block gets replaced from L1, write it to L2
- Writeback coalesces multiple writes to an L1 block into one L2 write
- Writethrough simplifies coherency protocols in a multiprocessor system as the L2 always has a current copy of data

TX

Types of Cache Misses

- Compulsory misses: happens the first time a memory word is accessed – the misses for an infinite cache
- Capacity misses: happens because the program touched many other words before re-touching the same word – the misses for a fully-associative cache

LI - 16 KB

 Conflict misses: happens because two words map to the same location in the cache – the misses generated while moving from a fully-associative to a direct-mapped cache









energy overhead

Memory Architecture

7 DIMMI standardized lw board Jatercy 64GB SO-DIMM 2 chando laptops 326B 32GB ch Z High paralletin => High Dryput 4 DIMMS 8GBDIMM ronks it ballships

Memory Architecture



- DIMM: a PCB with DRAM chips on the back and front
- The memory system is itself organized into ranks and banks; each bank can process a transaction in parallel
- Each bank has a row buffer that retains the last row touched in a bank (it's like a cache in the memory system that exploits spatial locality) (row buffer hits have a lower latency than a row buffer miss)

Hardware Security

- Software security: key management, buffer overflow, etc.
- Hardware security: hardware-enforced permission checks, authentication/encryption, etc.
- Information leakage, side channels, timing channels
- Meltdown, Spectre, SGX

Meltdown

Spectre: Variant 1



Spectre: Variant 2

Attacker code

Label0: if (1)

Label1: ...

Victim code

R1 \leftarrow (from attacker) R2 \leftarrow some secret LabelO: if (...)



. . .

Victim code Label1: lw [R2]