

Lecture 20: Branches, OOO

- Today's topics:


- Branch prediction
- ~~Out-of-order execution~~
- (Also see class notes on pipelining, hazards, etc.)




HW 7 due Wed night

compact figures
HW 8 posted today
stalls betw prod-cons
stalls from control hazards

Problem 4 – no Byp




A 7 or 9 stage pipeline, RR and RW take an entire stage



Problem 4 – with Byp

A 7 or 9 stage pipeline, RR and RW take an entire stage



lw \$1, 8(\$2) IF IF DE DE RR AL DM DM RW
IF IF DE DE DE DE RR AL
add \$4, \$1, \$3
2 stalls
pop
poc

Problem 4

Without bypassing: 4 stalls


IF:IF:DE:DE:RR:AL:DM:DM:RW

IF: IF :DE:DE:DE:DE: DE :DE:RR:AL:RW

With bypassing: 2 stalls

IF:IF:DE:DE:RR:AL:DM:DM:RW

IF: IF :DE:DE:DE:DE: RR :AL:RW




Pipelining Example (Recap)

$$\frac{10\text{ns}}{5} = 2\text{ns} \text{ (ideal)}$$

- Unpipelined design: the entire circuit takes 10ns to finish
Cycle time = 10ns; Clock speed = $1/10\text{ns} = 100\text{ MHz}$
CPI = 1 (assuming no stalls)
Throughput in instructions per second =
#cycles in a second x instructions-per-cycle =
 $100\text{ M} \times 1 = 100\text{ M instrs per second} = 0.1\text{ BIPS}$ (billion instrs per sec)
 $100\text{ M} = \frac{1}{10} \times 1\text{ B}$
- 5-stage pipeline: under ideal conditions, each stage takes 2ns
Cycle time = 2ns; Clock speed = $1/2\text{ns} = 500\text{ MHz}$ (5x higher)
CPI = 1 (continuing to assume no stalls)
Throughput = # cycles in a second x instrs-per-cycle
= $500\text{ M} \times 1 = 500\text{ MIPS} = 0.5\text{ BIPS}$
Under ideal conditions, a 5-stage pipeline gives a 5x speedup.

$$20br \times 4\% = 0.8br$$

Control Hazards



prog: 100 insts
 with no stalls: 100 cycles
 option 1: 120 cycles
 option 2: 102 cycles
 option 4: 100.8 cycles

- Simple techniques to handle control hazard stalls:

OPT 1

- for every branch, introduce a stall cycle (note: every 6th instruction is a branch!) \rightarrow DO nothing

OPT 2

- assume the branch is not taken and start fetching the next instruction – if the branch is taken, need hardware to cancel the effect of the wrong-path instruction


OPT 3
 compiler

- fetch the next instruction (branch delay slot) and execute it anyway – if the instruction turns out to be on the correct path, useful work was done – if the instruction turns out to be on the wrong path, hopefully program state is not lost

OPT 4

- make a smarter guess and fetch instructions from the expected target


H/W Technique with a 96% branch predictor



Control Hazards

Branch outcome is known

I1: BE



OPT1 Do nothing

OPT2, fetch PC+4

when BR is NT: no bubble

(made a good guess)

when BR is T: 1 bubble

(made a bad guess, fixable 1 cycle later)

NT IF

±1

90%

10% T


Bubble

I2


Branch Delay Slots

HW helps with a new primitive
(Delay slot)
Compiler helps by doing something
useful in the delay slot


a. From before




b. From target



Becomes





Becomes




Moving
the ADD
from before
into slot

opt 3.1: from before the branch cycles=100

useful
100%
of the
time




Pipeline without Branch Predictor




cycles = 100
OPT 3.1



cycles = 106
OPT 3.2 useful 70% of the time



cycles = 114
OPT 3.3 useful 30% of the time




cycles = 120


OPT 3.4



Pipeline with Branch Predictor



Bimodal Predictor



2-Bit Prediction


- For each branch, maintain a 2-bit saturating counter:
if the branch is taken: $\text{counter} = \min(3, \text{counter} + 1)$
if the branch is not taken: $\text{counter} = \max(0, \text{counter} - 1)$
... sound familiar?
- If ($\text{counter} \geq 2$), predict taken, else predict not taken
- The counter attempts to capture the common case for each branch

Indexing functions
Multiple branch predictors
History, trade-offs

Slowdowns from Stalls

- Perfect pipelining with no hazards \rightarrow an instruction completes every cycle (total cycles \sim num instructions)
 \rightarrow speedup = increase in clock speed = num pipeline stages
- With hazards and stalls, some cycles (= stall time) go by during which no instruction completes, and then the stalled instruction completes
- Total cycles = number of instructions + stall cycles

Multicycle Instructions



© 2003 Elsevier Science (USA). All rights reserved.

- Multiple parallel pipelines – each pipeline can have a different number of stages
- Instructions can now complete out of order – must make sure that writes to a register happen in the correct order