#### Lecture 16: Basic Pipelining

- Today's topics:
  - 5-stage pipeline
  - Hazards

# Midterm Prep

- In-class midterm 2 weeks away
- Prep: homework, notes/slides/examples, videos, sample midterm
- 80% homeworks, 10% brief concept questions, 10% difficult/new

PAC

Saves restores


1.27 x 7

tind the bugs


- Time constrained
- MIPS assembly questions ~
  - Single sheet of notes (both sides) green sheet allowed
  - Phone/calculator allowed for calculations
  - 90 minute test 10:40 12:10

### Multi-Stage Circuit


 Instead of executing the entire instruction in a single cycle (a single stage), let's break up the execution into multiple stages, each separated by a latch




# The Assembly Line Thruput= 1 car/24 hrs




#### Performance Improvements?



Is a 10-stage pipeline better than a 5-stage pipeline?




Source: H&P textbook <sup>6</sup>





7


Read registers, compare registers, compute branch target; for now, assume branches take 2 cyc (there is enough work that branches can easily take more)


1(=1000 BEQ












#### **Pipeline Summary**



- Does it take longer to finish each individual job?
- Does it take shorter to finish a series of jobs? Linotr per cycle [M cycles =) complete [M insternation of jobs? Linotr per []
- What assumptions were made while answering these questions?
  - No dependences between instructions
  - Easy to partition circuits into uniform pipeline stages
- No latch overhead identy 5× in rachie 3.2× 0.2nb is a 10-stage pipeline better than a 5-stage pipeline? is stage pipeline is stage pipeline 13 m

Unpipelined proc/cct 5rs to finish

1.2m

### **Quantitative Effects**

- As a result of pipelining:
  - Time in ns per instruction goes up
  - Each instruction takes more cycles to execute
  - But... average CPI remains roughly the same
  - Clock speed goes up
  - Total execution time goes down, resulting in lower average time per instruction
  - Under ideal conditions, speedup
    - = ratio of elapsed times between successive instruction completions
    - = number of pipeline stages = increase in clock speed

- I-cache and D-cache are accessed in the same cycle it helps to implement them separately
- Registers are read and written in the same cycle easy to deal with if register read/write time equals cycle time/2
- Branch target changes only at the end of the second stage
  -- what do you do in the meantime?

- Structural hazards: different instructions in different stages (or the same stage) conflicting for the same resource
- Data hazards: an instruction cannot continue because it needs a value that has not yet been generated by an earlier instruction
- Control hazard: fetch cannot continue because it does not know the outcome of an earlier branch – special case of a data hazard – separate category because they are treated in different ways