### Lecture 14: Sequential Circuits, FSM


- Today's topics:
  - Adder wrap-up
  - Sequential circuits
  - Finite state machines

#### Adder Summary - C4 • Using the generate/propagate abstraction to add layers of ccts

- Key: all g/p/G/P signals can be calculated based on a/b inputs (they don't need carry-in as inputs, so they can all be done rightaway in parallel)
  - First calculate g/p with 1 gate delay: gi = ai.bi ; pi = ai + bi
  - Then calculate G/P with up to 2 gate delays (for a block of 4 bits): Gi = g3 + g2.p3 + g1.p2.p3 + g0.p1.p2.p3
    Pi = p0.p1.p2.p3
  - Then calculate all the carries, including for the 16<sup>th</sup> bit, with 2 more gate delays:

C4 = G3 + (P3.G2) + (P3.P2.G1) + (P3.P2.P1.G0) + (P3.P2.P1.P0.c0)


 Thus, this abstraction enables a design with a modest number of total gates, a modest number of delays, and a modest number of inputs per gate.




# Clocks FSM (HWG - prosted later today Due next week

- A microprocessor is composed of many different circuits that are operating simultaneously – if each circuit X takes in inputs at time TI<sub>x</sub>, takes time TE<sub>x</sub> to execute the logic, and produces outputs at time TO<sub>x</sub>, imagine the complications in co-ordinating the tasks of every circuit
- A major school of thought (used in most processors built today): all circuits on the chip share a clock signal (a square wave) that tells every circuit when to accept inputs, how much time they have to execute the logic, and when they must produce outputs


## **Clock Terminology**






#### Sequential Circuits

- Sequential circuit: consists of combinational circuit and a storage element
- At the start of the clock cycle, the rising edge causes the "state" storage to store some input values



- This state will not change for an entire cycle (until next rising edge)
- The combinational circuit has some time to accept the value of "state" and "inputs" and produce "outputs"
- Some of the outputs (for example, the value of next "state") may feed back (but through the latch so they're only seen in the next cycle)






- When Set is high, a 1 is stored
- When Reset is high, a 0 is stored
- When both are low, the previous state is preserved (hence, known as a storage or memory element)


SET= 1=> the

RESET=


Both are high – this set of inputs is not allowed



Source: H&P textbook




Source: H&P textbook




#### Finite State Machine

- A sequential circuit is described by a variation of a truth table – a finite state diagram (hence, the circuit is also called a finite state machine)
- Note that state is updated only on a clock edge





- Each state is shown with a circle, labeled with the state value – the contents of the circle are the outputs
- An arc represents a transition to a different state, with the inputs indicated on the label I input D has 2 James 0, 1



State Diagrams

This is a state diagram for \_\_\_\_?




- Consider a circuit that stores a number and increments the value on every clock edge – on reaching the largest value, it starts again from 0
  - Draw the state diagram: How many states? How many inputs? input? No input (clk is kinda input)

#### **3-Bit Counter**

 Consider a circuit that stores a number and increments the value on every clock edge – on reaching the largest value, it starts again from 0

Draw the state diagram:

- How many states?
- How many inputs?



#### **Tackling FSM Problems**

• Three questions worth asking:

くに

- What are the possible output states? Draw a bubble for each.
- What are inputs? What values can those inputs take?

70

15

Sensor

Sersor CRE

MID


jed

 For each state, what do I do for each possible input value? Draw an arc out of every bubble for 51=1 every input value.


51=

## Clock with a cycle time of Traffic Light Controller 30 sec

 Problem description: A traffic light with only green and red; either the North-South road has green or the East-West road has green (both can't be red); there are detectors on the roads to indicate if a car is on the road; the lights are updated every 30 seconds; a light need change only if a car is waiting on the other road








 Problem description: A traffic light with only green and red; either the North-South road has green or the East-West road has green (both can't be red); there are detectors on the roads to indicate if a car is on the road; the lights are updated every 30 seconds; a light must change only if a car is waiting on the other road

State Transition Table:					
CurrState	InputEW	InputNS	NextState=Output		
Ν	0	0	N		
Ν	0	1	N		
Ν	1	0	E		
Ν	1	1	E		
E	0	0	E		
E	0	1	N		
E	1	0	E		
E	1	1	N		

### State Diagram

#### State Transition Table:



## **Tackling FSM Problems**

- Three questions worth asking:
  - What are the possible output states? Draw a bubble for each.
  - What are inputs? What values can those inputs take?
  - For each state, what do I do for each possible input value? Draw an arc out of every bubble for every input value.


## Example – Residential Thermostat

- Two temp sensors: internal and external
- If internal temp is within 1 degree of desired, don't change setting
- If internal temp is > 1 degree higher than desired, turn AC on; if internal temp is < 1 degree lower than desired, turn heater on
- If external temp and desired temp are within 5 degrees, disregard the internal temp, and turn both AC and heater off

### Finite State Machine Table

Current State	Input E	Input I	Output State
HEAT	D	С	OFF
HEAT	D	G	OFF
HEAT	D	Н	OFF
HEAT	U	С	HEAT
HEAT	U	G	HEAT
HEAT	U	Н	COOL
COOL	D	С	OFF
COOL	D	G	OFF
COOL	D	Н	OFF
COOL	U	С	HEAT
COOL	U	G	COOL
COOL	U	Н	COOL
OFF	D	С	OFF
OFF	D	G	OFF
OFF	D	Н	OFF
OFF	U	С	HEAT
OFF	U	G	OFF
OFF	U	Н	COOL
			21

#### Finite State Diagram



- Recall that we want a circuit to have stable inputs for an entire cycle – so I want my new inputs to arrive at the start of a cycle and be fixed for an entire cycle
- A flip-flop provides the above semantics (a door that swings open and shut at the start of a cycle)
- But a flip-flop needs two back-to-back D-latches, i.e., more transistors, delay, power
- You can reduce these overheads with just a single D-latch (a door that is open for half a cycle) as long as you can tolerate stable inputs for just half a cycle