
#### Lecture 13: ALUs, Adders


Note: HW 6 submission has been moved to 2/29

This week: Logic design + FSM • Today's topics: Carry-lookahead adder Jep on acb or not
Less (HwG) Next neel : FSM (midten Less Pipeling, (not on sill Spr Brk The: Perien a≥b



# 32-bit Ripple Carry Adder

1-bit ALUs are connected "in series" with the carry-out of 1 box going into the carry-in of the next box




3


## **Incorporating Subtraction**

#### Must invert bits of B and add a 1

- Include an inverter
- CarryIn for the first bit is 1
- The CarryIn signal (for the first bit) can be the same as the Binvert signal





#### Incorporating NOR and NAND




## **Control Lines**

What are the values of the control lines and what operations do they correspond to?






slt \$1, \$2, \$3 if k < 33Incorporating slt else 1=0 Operation Ainvert CarryIn Binvert Perform a – b and check the sign Cct for а n New signal (Less) that is zero for ALU boxes -31 1 1-31 Result b 0 • The 31<sup>st</sup> box has a unit 2 Lessin to detect overflow and sign – the sign bit Less serves as the Less signal for the 0<sup>th</sup> box Set 000. Overflow Overflow detection Source: H&P textbool




# **Control Lines**

What are the values of the control lines and what operations do they correspond to?





# **Control Lines**




**Speed of Ripple Carry** Cont • The carry propagates thru every 1-bit box: each 1-bit box sequentially implements AND and OR – total delay is the time to go through 64 gates! • We've already seen that any logic equation can be expressed as the sum of products – so it should be possible to compute the result by going through only 2 gates! Segn T nut • Caveat: need many parallel gates and each gate may have a very large number of inputs – it is difficult to efficiently build such large azaz az a a bz .... gates, so we'll find a compromise: moderate number of gates moderate number of inputs to each gate 64 moderate number of sequential gates traversed

11








 $p_{c1} = g0 + p0.c0$  $c^2 = g_1 + p_{1,c_1} \neq g_1 + p_{1,c_3} (g_0 + p_{0,c_3})$  $= g1 + p1.\overline{g0} + p1.p0.c0$ c3 = g2 + p2.g1 + p2.p1.g0 + p2.p1.p0.c0c4 fg3 + p3.g2 + p3.p2.g1 + p3.p2.p1.g0 + p3.p2.p1.p0.c0 tries 32 2f Either, a carry was just generated, or a carry was generated in the last step and was propagated, or a carry was generated two steps back and was propagated by both the next two stages, or a carry was generated N steps back and was propagated by every single one of the N next stages +2 Seg gate le

- The equations on the previous slide are still difficult to implement as logic functions – for the 32<sup>nd</sup> bit, we must AND every single propagate bit to determine what becomes of c0 (among other things)
- Hence, the bits are broken into groups (of 4) and each group computes its group-generate and group-propagate
- For example, to add 32 numbers, you can partition the task as a tree



## P and G for 4-bit Blocks




• Compute PO and GO (super-propagate and super-generate) for the first group of 4 bits (and similarly for other groups of 4 bits) P0 = p0.p1.p2.p3G0 = g3 + g2.p3 + g1.p2.p3 + g0.p1.p2.p3at used to be on shid • Carry out of the first group of 4 bits is C1 = G0 + P0.c0C2 = G1 + P1.G0 + P1.P0.c0C3 = G2 + (P2.G1) + (P2.P1.G0) + (P2.P1.P0.c0)C4 = G3 + (P3.G2) + (P3.P2.G1) + (P3.P2.P1.G0) + (P3.P2.P1.P0.c0)gm Lit By having a tree of sub-computations, each AND, OR gate has few inputs and logic signals have to travel through a modest set of gates (equal to the height of the tree) 16

# Example


Add	А	0001	1010	0011	0011
	В	1110	0101	1110	1011
-	g	0000	0000	0010	0011
	р	1111	1111	1111	1011
	Р	1	1	1	0
	G	0	0	1	0

C4 = 1



# Carry Look-Ahead Adder

- 16-bit Ripple-carry takes 32 steps
- This design takes how many steps?
  5 sequential steps



Source: H&P textbook