


Lecture 13: ALUs, Adders

- Note: HW 6 submission has been moved to 2/29

- Today's topics:

- ALU wrap-up
- Carry-lookahead adder



This week: Logic design
+ FSM
(HW 6)

Next week: FSM (midterm)
+ Pipelining
(not on midt)

Spr Brk

Tue: Review
Thu: Midterm

1-Bit ALU with Add, Or, And


Add
 A_i B_i C_{in} | Sum C_{out}

Multiplexor selects between Add, Or, And operations

operation




32-b instr



00 - AND
01 - OR
10 - SUM (Addition)
11 -

32-bit Ripple Carry Adder

1-bit ALUs are connected
“in series” with the
carry-out of 1 box
going into the carry-in
of the next box



Source: H&P textbook

Incorporating Subtraction


a, b
 $a - b$

Must invert bits of B and add a 1

- Include an inverter
- CarryIn for the first bit is 1
- The CarryIn signal (for the first bit) can be the same as the Binvert signal

$$a + (b') + 1$$


$$a + \overline{b} + 1$$



Source: H&P textbook

$\text{CarryIn} / \text{Binvert}$ signal


Incorporating NOR and NAND



Control Lines

What are the values of the control lines and what operations do they correspond to?

	<u>Ai</u>	<u>Bn</u>	<u>Op</u>
AND	0	0	<u>00</u>
OR	0	0	<u>01</u>
Add	0	0	<u>10</u>
<u>Sub</u>	<u>0</u>	<u>1</u>	<u>10</u>
<u>NAND</u>	1	1	<u>01</u>
<u>NOR</u>	1	1	<u>00</u>



Incorporating slt

slt \$1, \$2, \$3


if \$2 < \$3
\$1 = 1
else
\$1 = 0

- Perform $a - b$ and check the sign
- New signal (Less) that is zero for ALU boxes 1-31
- The 31st box has a unit to detect overflow and sign – the sign bit serves as the Less signal for the 0th box

Less input for bit 0

0


if ()
then \$1 = 000...001
else \$1 = 000...000



Incorporating beq


config for a-b

- Perform a - b and confirm that the result is all zero's



Control Lines

What are the values of the control lines and what operations do they correspond to?




Control Lines

What are the values of the control lines and what operations do they correspond to?

	Ai	Bn	Op
AND	0	0	00
OR	0	0	01
Add	0	0	10
Sub	0	1	10
NOR	1	1	00
NAND	1	1	01
SLT	0	1	11
BEQ	0	1	10

control path


Add (Sub)



used by BEQ

will dictate what fetch unit does

Speed of Ripple Carry



- The carry propagates thru every 1-bit box: each 1-bit box sequentially implements AND and OR – total delay is the time to go through 64 gates!

2 gate delays later

- We've already seen that any logic equation can be expressed as the sum of products – so it should be possible to compute the result by going through only 2 gates!

- Caveat: need many parallel gates and each gate may have a very large number of inputs – it is difficult to efficiently build such large gates, so we'll find a compromise:

sequential

Truth Table for 32 b adder

$a_{31} a_{30} \dots a_0$	$b_{31} \dots b_0$	s_{31}	s_{30}	s_{29}	s_{28}	s_{27}	s_{26}	s_{25}	s_{24}	s_{23}	s_{22}	s_{21}	s_{20}	s_{19}	s_{18}	s_{17}	s_{16}	s_{15}	s_{14}	s_{13}	s_{12}	s_{11}	s_{10}	s_9	s_8	s_7	s_6	s_5	s_4	s_3	s_2	s_1	s_0

2^{64}

Computing CarryOut

$$\text{Cout} = A \cdot B + A \cdot \text{Cin} + B \cdot \text{Cin}$$


$$\text{CarryIn1} = b_0 \cdot \text{CarryIn0} + a_0 \cdot \text{CarryIn0} + a_0 \cdot b_0$$

$$\begin{aligned} \text{CarryIn2} &= b_1 \cdot \text{CarryIn1} + a_1 \cdot \text{CarryIn1} + a_1 \cdot b_1 \\ &= b_1 \cdot b_0 \cdot c_0 + b_1 \cdot a_0 \cdot c_0 + b_1 \cdot a_0 \cdot b_0 + \\ &\quad a_1 \cdot b_0 \cdot c_0 + a_1 \cdot a_0 \cdot c_0 + a_1 \cdot a_0 \cdot b_0 + a_1 \cdot b_1 \end{aligned}$$

$\text{CarryIn3} =$
...

CarryIn32 = a really large sum of really large products

- Potentially fast implementation as the result is computed by going thru just 2 levels of logic – unfortunately, each gate is enormous and slow



Generate and Propagate

8
3

1 6 3

C_{in}

Equation re-phrased:

$$C_{i+1} = a_i.b_i + a_i.C_i + b_i.C_i$$
$$= (a_i.b_i) + (a_i + b_i).C_i$$

$a + b$ are large enough to generate their own carry

Stated verbally, the current pair of bits will generate a carry if they are both 1 and the current pair of bits will propagate a carry if either is 1


Generate signal = $a_i.b_i$

Propagate signal = $a_i + b_i$

1 C_{in}
1 a_i
0 b_i

Therefore, $C_{i+1} = G_i + P_i . C_i$

Generate and Propagate



4 b block
as one unit

$$c_1 = g_0 + p_0.c_0$$

$$c_2 = g_1 + p_1.c_1 = g_1 + p_1.(g_0 + p_0.c_0)$$

$$= g_1 + p_1.g_0 + p_1.p_0.c_0$$

$$c_3 = g_2 + p_2.g_1 + p_2.p_1.g_0 + p_2.p_1.p_0.c_0$$

$$c_4 = g_3 + p_3.g_2 + p_3.p_2.g_1 + p_3.p_2.p_1.g_0 + p_3.p_2.p_1.p_0.c_0$$

Generate
Prop

$C_{31} =$ Sum of 32 entries, largest entry has 32 inputs

Either,

a carry was just generated, or

a carry was generated in the last step and was propagated, or


a carry was generated two steps back and was propagated by both the next two stages, or

a carry was generated N steps back and was propagated by every single one of the N next stages


1 + 2 seg gate delays

Divide and Conquer

- The equations on the previous slide are still difficult to implement as logic functions – for the 32nd bit, we must AND every single propagate bit to determine what becomes of c0 (among other things)
- Hence, the bits are broken into groups (of 4) and each group computes its group-generate and group-propagate
- For example, to add 32 numbers, you can partition the task as a tree



P and G for 4-bit Blocks



- Compute P0 and G0 (super-propagate and super-generate) for the first group of 4 bits (and similarly for other groups of 4 bits)

$$P0 = p0.p1.p2.p3$$

$$G0 = g3 + g2.p3 + g1.p2.p3 + g0.p1.p2.p3$$

- Carry out of the first group of 4 bits is

$$C1 = G0 + P0.c0$$

$$C2 = G1 + P1.G0 + P1.P0.c0$$

$$C3 = G2 + (P2.G1) + (P2.P1.G0) + (P2.P1.P0.c0)$$

$$C4 = G3 + (P3.G2) + (P3.P2.G1) + (P3.P2.P1.G0) + (P3.P2.P1.P0.c0)$$

- By having a tree of sub-computations, each AND, OR gate has few inputs and logic signals have to travel through a modest set of gates (equal to the height of the tree)

what used to be C4 on slide 14

Carry from 8th bit

Carry from 16th bit

AND OR 2 gate 1 gate delays
G P

Example


Add	A	0001	1010	0011	0011
	B	1110	0101	1110	1011
		<hr/>			
	g	0000	0000	0010	0011
	p	1111	1111	1111	1011

P	1	1	1	0
---	---	---	---	---

G	0	0	1	0
---	---	---	---	---

C4 = 1

Trade-Off Curve



Carry Look-Ahead Adder

- 16-bit Ripple-carry takes 32 steps
- This design takes how many steps?
5 sequential steps

