

Lecture 9: Addition, Multiplication & Division






Source: H&P textbook


• For an unsigned number, overflow happens when the last carry (1) cannot be accommodated

- For a signed number, overflow happens when the most significant bit
 is not the same as every bit to its left
 - when the sum of two positive numbers is a negative result
 - when the sum of two negative numbers is a positive result
 - The sum of a positive and negative number will never overflow
- MIPS allows addu and subu instructions that work with unsigned Number integers and never flag an overflow to detect the overflow, other instructions will have to be executed




- next bit of multiplier is examined (also a shifting step)
- if this bit is 1, shifted multiplicand is added to the product


HW Algorithm 1



- next bit of multiplier is examined (also a shifting step)
- if this bit is 1, shifted multiplicand is added to the product




- 32-bit ALU and multiplicand is untouched
- the sum keeps shifting right
- at every step, number of bits in product + multiplier = 64, hence, they share a single 64-bit register



- We can also convert negative numbers to positive, multiply the magnitudes, and convert to negative if signs disagree
- The product of two 32-bit numbers can be a 64-bit number -- hence, in MIPS, the product is saved in two 32-bit registers NEW AFFICIEN ALGO

326

MIPS Instructions




keps computes the product and stores it in two "internal" registers that can be referred to as hi and lo MSB MSB MSB MSB MSB

Similarly for multu

return zvo

Fast Algorithm






- The previous algorithm requires a clock to ensure that the earlier addition has completed before shifting
- This algorithm can quickly set up most inputs – it then has to wait for the result of each add to propagate down – faster because no clock is involved

-- Note: high transistor cost

Division

00045		Quotient				
ono, or I	<u> 1001</u> _{ten}	Quotient – Our				
Divisor 1000 _{ten}	1001010 _{ten}	Dividend				
	<u>-1000</u>	16 721				
	10					
774	101	- (].				
	1010	64				
[\o	<u>-1000</u>	84				
724	774 10 _{ten}	Remainder _ 8 n (
16	8	4 84 4				
At every step,	• • • • • • • • • • • • • • • • • • • •	16 4				
 shift divisor right and compare it with current dividend 						
 if divisor is larg 	er, shift 0 as the next b	oit of the quotient				
 if divisor is small 	aller, subtract to get ne	w dividend and shift 1 Kem				
as the next bit	of the quotient	10				

Division



At every step,

- shift divisor right and compare it with current dividend
- if divisor is larger, shift 0 as the next bit of the quotient
- if divisor is smaller, subtract to get new dividend and shift 1 as the next bit of the quotient

Divide Example

• Divide 7_{ten} (0000 0111_{two}) by 2_{ten} (0010_{two})

lter	Step	Quot	Divisor	Remainder
0	Initial values			
1				
2				
3				
4				
5				

Divide Example

• Divide 7_{ten} (0000 0111_{two}) by 2_{ten} (0010_{two})

lter	Step	Quot	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	Rem = Rem – Div	0000	0010 0000	1110 0111
	Rem < 0 → +Div, shift 0 into Q	0000	0010,0000	0000 0111
	Shift Div right	0000	0001 0000	0000 0111
2	Same steps as 1	0000	0001 0000	1111 0111
		0000	0001 0000	0000 0111
		0 <u>00</u> 0	0000 1000	0000 0111
3	Same steps as 1	0000	0000 0100	0000 0111
4	Rem = Rem – Div	0000	0000 0100	0000 0011
	Rem >= 0 ➔ shift 1 into Q	0001	0000 0100	0000 0011
	Shift Div right	0001	0000 0010	0000 0011
5	Same steps as 4 3	0011	0000 0001	0000 0001
				13

7 = 2 = ano of

Rem

0000 011 (

0010 0000