



# Lecture 23: Cache, Memory

40% of instr end up in L2  
20% of instr end up in L3

- Today's topics:

- Example problems in cache design
- Caching policies
- Main memory system

HW 9 due Tue/Wed



## Example 2

$$\begin{aligned}\text{Offset} &= \text{address} \% \text{blksize} \\ \text{Index} &= (\text{address} / \text{blksize}) \% \text{sets} \\ \text{Tag} &= \text{address} / (\text{blksize} \times \text{sets})\end{aligned}$$

Show how the following addresses map to the cache and yield hits or misses.  
The cache is direct-mapped, has 16 sets, and a 64-byte block size.


Addresses: 8, 96, 32, 480, 976, 1040, 1096



.  
.  
.



Offset = address % 64 (address modulo 64, extract last 6)  
Index = address / 64 % 16 (shift right by 6, extract last 4)  
Tag = address / 1024 (shift address right by 10)



	22 bits tag	4 bits index	6 bits offset	
8:	0	0	8	M
96:	0	1	32	M
32:	0	0	32	H
480:	0	7	32	M
976:	0	15	16	M
1040:	1	0	16	M
1096:	1	1	8	M

## Example 3

(HW 9, Q1) - yet different

(Also see 1<sup>st</sup> example 3/29 lecture)

- A pipeline has CPI 1 if all loads/stores are L1 cache hits

→ 40% of all instructions are loads/stores

85% of all loads/stores hit in 1-cycle L1

→ 50% of all (10-cycle) L2 accesses are misses

Memory access takes 100 cycles

What is the CPI?

400 are ld/st

85% of 400 = 340 are L1 hits

not stalls

15% (60 instrs) are L1 misses

60 × 10 cyc = 600 cyc accessing L2. ←

→ 30 are L2 misses

30 × 100 cyc = 3000 cyc access memory. ←

1000 instrs

→ 1000 cycles  
(ignore pipeline warm-up)

Exec time

$$= 1000 + 600 + 3000 = 4600 \text{ cyc}$$

$$\text{CPI} = \frac{4600}{1000} = 4.6$$

## Example 3

---

- A pipeline has CPI 1 if all loads/stores are L1 cache hits  
40% of all instructions are loads/stores  
85% of all loads/stores hit in 1-cycle L1  
50% of all (10-cycle) L2 accesses are misses  
Memory access takes 100 cycles  
What is the CPI?

Start with 1000 instructions

$$\begin{aligned} & \underline{1000 \text{ cycles}} \quad (\underline{\text{includes all 400 L1 accesses}}) \\ & + 400 (\text{ld/st}) \times 15\% \times 10 \text{ cycles} \quad (\text{the L2 accesses}) \\ & + 400 \times 15\% \times 50\% \times 100 \text{ cycles} \quad (\text{the mem accesses}) \\ & = 4,600 \text{ cycles} \\ & \text{CPI} = 4.6 \end{aligned}$$

# Example 4


4, 23, 4, 56, 7

8B blocks

Assume that addresses are 8 bits long  
How many of the following address requests are hits/misses?

4, 7, 10, 13, 16, 24, 36, 4, 48, 64, 4, 36, 64, 4

CRU



Way-1

Way-2

0-7 64-71	32-39
8-15	40-47
16-23	48-55
24-31	56-63

4 sets


8-byte blocks

Data array

2 ways

1,000  
index 3 offset bits  
010 000

## Example 4




# Cache Misses

16-way 32MB L3

24-way 24MB L3

st

11-way 22MB L3

- On a write miss, you may either choose to bring the block into the cache (write-allocate) or not (write-no-allocate)  

- On a read miss, you always bring the block in (spatial and temporal locality) – but which block do you replace?
  - no choice for a direct-mapped cache
  - randomly pick one of the ways to replace
  - replace the way that was least-recently used (LRU)
  - FIFO replacement (round-robin)

Pseudo-LRU

8-way cache  
recency list for  
each set

MR: 3, 5, 1, 2, 6, 7 ... LR

MR: 1, 3, 5, 2, 6, 7<sup>7</sup> ...

# Writes

---

- When you write into a block, do you also update the copy in L2?
  - write-through: every write to L1 → write to L2
  - write-back: mark the block as dirty, when the block gets replaced from L1, write it to L2
- Writeback coalesces multiple writes to an L1 block into one L2 write
- Writethrough simplifies coherency protocols in a multiprocessor system as the L2 always has a current copy of data



# Types of Cache Misses

3 C's

*prefetching → compiler*

- Compulsory misses: happens the first time a memory word is accessed – the misses for an infinite cache

*tiling → app developer*

- Capacity misses: happens because the program touched many other words before re-touching the same word – the misses for a fully-associative cache

*hw ← desig a cache with many ways*


- Conflict misses: happens because two words map to the same location in the cache – the misses generated while moving from a fully-associative to a direct-mapped cache

*Comp*

*Capacity miss*

*confl miss*

# Off-Chip DRAM Main Memory



1TB

- Main memory is stored in DRAM cells that have much higher storage density  
 ↳ *Dynamic* → many GBs of capacity  
*Periodically refreshed* low cost high density
- DRAM cells lose their state over time – must be refreshed periodically, hence the name *Dynamic*  
 DRAM cell  $\frac{1}{f}$  Capacitor  
 8x higher density
- A number of DRAM chips are aggregated on a DIMM to provide high capacity – a DIMM is a module that plugs into a bus on the motherboard



- DRAM access suffers from long access time and high energy overhead

*Caches - SRAM cells* → *Caches*  
*static* *Speed*  
*less focus on density*

A - every ms


B - a few times every sec every 64ms

C - every min

D - every hour

E - Every day

# Memory Architecture



- DIMM: a PCB with DRAM chips on the back and front
- The memory system is itself organized into ranks and banks; each bank can process a transaction in parallel
- Each bank has a row buffer that retains the last row touched in a bank (it's like a cache in the memory system that exploits spatial locality) (row buffer hits have a lower latency than a row buffer miss)