


Lecture 22: Cache Hierarchies


- Today's topics:
 - Cache access details
 - Examples

Accessing the Cache


Internet
browser
cache




Accessing the Cache



Accessing the Cache




The Tag Array




Example Access Pattern

Example 0 64 - ... 0000 1000 000




Increasing Line Size



Associativity


Set associativity → fewer conflicts; wasted power because multiple data and tags are read

Direct mapped → set associative



Way-1


Way-2



*LRU
Least
Recently
Used*

Walmart.com

Associativity



Example 1

$$G = 2^{30}$$

$$K = 2^{10}, M = 2^{20}$$

$$32 \text{ KB} = 32 \times 1024 = \underline{2^5} \times \underline{2^{10}}$$

- 32 KB 4-way set-associative data cache array with 32 byte line sizes

$$32 \text{ KB} = \text{sets} \times 4 \times 32 \text{ B}$$


block size

- How many sets?

$$\frac{32 \text{ KB}}{4 \times 32 \text{ B}} = \frac{2^{15}}{2^2 \times 2^5} = 2^8 = 256 \text{ sets}$$

- How many index bits, offset bits, tag bits?

$$\begin{matrix} 8 \text{ b} & 5 \text{ b} & 19 \text{ b} \end{matrix}$$



- How large is the tag array?

$$= \# \text{rows} \times \# \text{cols} \times \text{tag size}$$

$$= \# \text{sets} \times \# \text{ways} \times \text{tag size}$$

$$= 256 \times 4 \times 19 \text{ b}$$

$$= 1 \text{ K} \times 19 \text{ b}$$

$$= 19 \text{ Kb}$$

$$\text{Cache size} = \# \text{sets} \times \# \text{ways} \times \text{blocksize}$$

$$\text{Index bits} = \log_2(\text{sets})$$

$$\text{Offset bits} = \log_2(\text{blocksize})$$

$$\text{Addr width} = \text{tag} + \text{index} + \text{offset}$$

$$= 32 + 8 + 5 = 45 \text{ b} = 2.375 \text{ KB}$$

4 ways

Example 1

- 32 KB 4-way set-associative data cache array with 32 byte line sizes

cache size = #sets x #ways x block size

- How many sets? 256
- How many index bits, offset bits, tag bits?

| | | |
|-----------------------|--------------------------|---------------------|
| 8 | 5 | 19 |
| $\log_2(\text{sets})$ | $\log_2(\text{blksize})$ | addrsz-index-offset |

- How large is the tag array?


tag array size = #sets x #ways x tag size
= 19 Kb = 2.375 KB

Example 2

Show how the following addresses map to the cache and yield hits or misses. The cache is direct-mapped, has 16 sets, and a 64-byte block size.

Addresses: 8, 96, 32, 480, 976, 1040, 1096

These equations are specific to this example



- Offset = address % 64 (address modulo 64, extract last 6)
- Index = address/64 % 16 (shift right by 6, extract last 4)
- Tag = address/1024 (shift address right by 10)



| | 32-bit address | | | |
|-------------|----------------|--------------|---------------|----------------|
| | 22 bits tag | 4 bits index | 6 bits offset | |
| 8: | <u>0</u> | <u>0</u> | 8 | M x |
| 96: | 0 | <u>1</u> | 32 | M x |
| <u>32:</u> | <u>0</u> | <u>0</u> | 32 | H ✓ |
| <u>480:</u> | 0 | <u>7</u> | 32 | M x |
| <u>976:</u> | 0 | <u>15</u> | 16 | M x |
| 1040: | 1 | 0 | 16 | M |
| 1096: | 1 | 1 | 8 | M |

Example 3

- A pipeline has CPI 1 if all loads/stores are L1 cache hits
40% of all instructions are loads/stores
85% of all loads/stores hit in 1-cycle L1
50% of all (10-cycle) L2 accesses are misses
Memory access takes 100 cycles
What is the CPI?


Example 3

- A pipeline has CPI 1 if all loads/stores are L1 cache hits
40% of all instructions are loads/stores
85% of all loads/stores hit in 1-cycle L1
50% of all (10-cycle) L2 accesses are misses
Memory access takes 100 cycles
What is the CPI?

Start with 1000 instructions

1000 cycles (includes all 400 L1 accesses)
+ 400 (ld/st) x 15% x 10 cycles (the L2 accesses)
+ 400 x 15% x 50% x 100 cycles (the mem accesses)
= 4,600 cycles
CPI = 4.6

Example 4



Example 4

