

Lecture 20: Branches, OOO


- Today's topics:
 - Branch prediction
 - Out-of-order execution
 - (Also see class notes on pipelining, hazards, etc.)

HW 8 posted later today

Pipelining Example (Recap)

- Unpipelined design: the entire circuit takes 10ns to finish
Cycle time = 10ns; Clock speed = $1/10\text{ns} = 100\text{ MHz}$
 $\text{CPI} = 1$ (assuming no stalls)
Throughput in instructions per second = $\text{clk speed} \times \text{IPC}$
#cycles in a second \times instructions-per-cycle =
 $100\text{ M} \times 1 = 100\text{ M instrs per second} = 0.1\text{ BIPS}$ (billion instrs per sec)
- 5-stage pipeline: under ideal conditions, each stage takes 2ns
Cycle time = 2ns; Clock speed = $1/2\text{ns} = 500\text{ MHz}$ (5x higher)
 $\text{CPI} = 1$ (continuing to assume no stalls)
Throughput = # cycles in a second \times instrs-per-cycle
 $= 500\text{ M} \times 1 = 500\text{ MIPS} = 0.5\text{ BIPS}$
Under ideal conditions, a 5-stage pipeline gives a 5x speedup.

Control Hazards



data haz
Compiler sched
hw approach

- Simple techniques to handle control hazard stalls:

➤ for every branch, introduce a stall cycle (note: every 6th instruction is a branch!)

➤ assume the branch is not taken and start fetching the next instruction – if the branch is taken, need hardware to cancel the effect of the wrong-path instruction

➤ fetch the next instruction (branch delay slot) and execute it anyway – if the instruction turns out to be on the correct path, useful work was done – if the instruction turns out to be on the wrong path, hopefully program state is not lost

➤ make a smarter guess and fetch instructions from the expected target

100 insts
16 br
116 cycles

10 T 6 NT
110 cycles

15 correct 1 incorrect
101 cycles³


def
pred
= NT

Branch Delay Slots


opt D
No-op

opt A - useful 100%
beg
80%
20%
opt B
opt C


a. From before




Becomes



b. From target




Becomes




add \$7 ←
sub
beg \$1, \$2
\$3 ←

beg
add

Pipeline without Branch Predictor



Pipeline with Branch Predictor



ML 10% incor Accuracy of 1990 br pred = 90%
5% incor 2000 = 95%
3.5% incor 2020 = 96.5%
≡

Bimodal Predictor

0 → 16,383

16K

0
↓


1
↓

2
↓

3
↓

When br is Taken,
counter ++

str biased NT wk biased NT wk biased T str biased T



Branch PC



2b numbers
0, 1, 2, 3

Table of
16K entries
of 2-bit
saturating
counters




PC=1044
→ beg

for i=0→9
T
beg
NT




1b counter
0 or 1

2-Bit Prediction



- For each branch, maintain a 2-bit saturating counter:
if the branch is taken: $\text{counter} = \min(3, \text{counter} + 1)$
if the branch is not taken: $\text{counter} = \max(0, \text{counter} - 1)$
... sound familiar?



14b index

- If $(\text{counter} \geq 2)$, predict taken, else predict not taken

global hist
local hist

- The counter attempts to capture the common case for each branch

if $(a == 0)$

if $(a.b == 0)$

Indexing functions
Multiple branch predictors
History, trade-offs

for 5 times
bep
bep



Slowdowns from Stalls

XOR

14 b PC 01
 14 b inst XOR
11

- Perfect pipelining with no hazards → an instruction completes every cycle (total cycles ~ num instructions)
 → speedup = increase in clock speed = num pipeline stages

14 b index 10

- With hazards and stalls, some cycles (= stall time) go by during which no instruction completes, and then the stalled instruction completes

- Total cycles = number of instructions + stall cycles

OR


a	b	out
0	0	0
0	1	1
1	0	1
1	1	1

XOR

a	b	out
0	0	0
0	1	1
1	0	1
1	1	0

count
 → if you
 have
 even #
 of 1's


Multicycle Instructions



© 2003 Elsevier Science (USA). All rights reserved.

- Multiple parallel pipelines – each pipeline can have a different number of stages
- Instructions can now complete out of order – must make sure that writes to a register happen in the correct order

An Out-of-Order Processor Implementation



Example Code

Completion times	with in-order	with ooo
ADD R1, R2, R3	5	5
ADD R4, R1, R2	6	6
LW R5, 8(R4)	7	7
ADD R7, R6, R5	9	9
ADD R8, R7, R5	10	10
LW R9, 16(R4)	11	7
ADD R10, R6, R9	13	9
ADD R11, R10, R9	14	10