


Lecture 19: Pipelining

- Today's topics:
 - Data hazards and instruction scheduling
 - Control hazards

1/ am

Example 2 – Bypassing

- Show the instruction occupying each stage in each cycle (with bypassing)
if I1 is $R1+R2 \rightarrow R3$ and I2 is $R3+R4 \rightarrow R5$ and I3 is $R3+R8 \rightarrow R9$.
Identify the input latch for each input operand.



Problem 0

D/R → *PoC*

add \$1, \$2, \$3
add \$5, \$1, \$4

RAW dependence

● Point of Production

● Point of Consumption

Without bypassing:

add \$1, \$2, \$3:	IF	DR	AL	DM	RW			
add \$5, \$1, \$4:	<u>IF</u>	<u>DR</u>	<u>DR</u>	<u>DR</u>	AL	DM	RW	

middle of 5th stage
PoP

PoC

*2 more DR stages than ideal
 ⇒ 2 stalls*

With bypassing:

add \$1, \$2, \$3:	IF	DR	AL	DM	RW
add \$5, \$1, \$4:	IF	DR	AL	DM	RW

PoP
PoC
would be here


0 stalls

Problem 1 — without bypassing

Pop - middle of 5th stage

Data dep - RAW - Prod - Cons

Pop - middle of 2nd stage D/R



ADD: IF DR AL DM RW

LW: IF DR DR DR AL DM RW

2 stalls

Problem 1

— with bypassing

PoP — end of ALU stage

PoC — start of ALU stage



add \$1, \$2, \$3
lw \$4, 8(\$1)




ADD: IF DR AL DM RW
 LW: IF DR AL DM RW

↑ PoP
 ↓ PoC


0 stall cycles

Problem 2 — without bypassing



Problem 2 — with bypassing

POP — end of DM stage




2 DR stages ⇒ 1 stall cycle

Problem 3

without bup - see slide 4


2 stalls



Problem 3 with byp

with byp

POP - end of DM
Stage




Problem 4 — w/o byp

POP — end of 9th stage

ADD — LW/SW

POC — start of RR

A 7 or 9 stage pipeline, RR and RW take an entire stage



lw \$1, 8(\$2)

IF IF DE DE RR AL DM DM RW POP

add \$4, \$1, \$3

IF IF DE DE DE DE DE DE RR AL


4 stalls

Problem 4 *with byp*

Pop - end of 2nd DM stage

PoC - start of ALU

A 7 or 9 stage pipeline, RR and RW take an entire stage



Problem 4

Without bypassing: 4 stalls


IF:IF:DE:DE:RR:AL:DM:DM:RW

IF: IF :DE:DE:DE:DE: DE :DE:RR:AL:RW

With bypassing: 2 stalls

IF:IF:DE:DE:RR:AL:DM:DM:RW

IF: IF :DE:DE:DE:DE: RR :AL:RW



Control Hazards

BEQ \$1, \$2, 100 $\Rightarrow$ Result known at end of 2nd cycle
 $\rightarrow$ PC+4 (NOT-TAKEN)

$\rightarrow$ PC+4+100 (TAKEN)

- Simple techniques to handle control hazard stalls:

$\rightarrow$ $\triangleright$ for every branch, introduce a stall cycle (note: every 6th instruction is a branch!)


100 instrs
 100 cycles
 16 br
 116 cycles

$\rightarrow$ $\triangleright$ assume the branch is not taken and start fetching the next instruction – if the branch is taken, need hardware to cancel the effect of the wrong-path instruction

60% T 40% NT
 100 instrs
 16 br
 9.6 br T $\rightarrow$ cost
 1 cycle
 109.6 cyc


- $\triangleright$ fetch the next instruction (branch delay slot) and execute it anyway – if the instruction turns out to be on the correct path, useful work was done – if the instruction turns out to be on the wrong path, hopefully program state is not lost
- $\triangleright$ make a smarter guess and fetch instructions from the expected target

Control Hazards




Branch Delay Slots


a. From before



Becomes



b. From target



Becomes

