Lecture 13: ALUs, Adders

- Today's topics:
 - ALU wrap-up
 - Carry-lookahead adder

· align o

align 2

Thurs - FSMs - example probs Midten - incl energhing until Thurs 2/23


On Muns - email practice midtern

3 sheets of the paper (front + back) + Green


Calculators ok — (1.0 + 1.2 + 3.4) × 0.2 ns

The Review Session 3


1-Bit ALU with Add, Or, And



• Multiplexor selects between Add, Or, And operations



32-bit Ripple Carry Adder




Incorporating Subtraction


ED and add a 1

Must invert bits of B and add a 1


- Include an inverter
- CarryIn for the first bit is 1
- The CarryIn signal (for the first bit) can be the same as the Binvert signal



Incorporating NOR and NAND









Control Lines






Incorporating slt = less than if \Rightarrow output 0000....000 \Rightarrow sto else \Rightarrow output 0000....000



7


Incorporating beq

 Perform a – b and confirm that the result is all zero's



Control Lines

What are the values of the control lines and what operations do they correspond to?




9

Control Lines

What are the values of the control lines and what operations do they correspond to?


	Ai	Bn	Op
AND	0	0	00
OR	0	0	01
Add	0	0	10
Sub	0	1	10
NOR	1	1	00
NAND	1	1	01
SLT	0	1	11
BEQ	0	1	10



Speed of Ripple Carry

aibi + aiCi + biCi

2 logic gales



- We've already seen that any logic equation can be expressed as the \Rightarrow 64 sum of products so it should be possible to compute the result by going through only 2 gates!
- Caveat: need many parallel gates and each gate may have a very large number of inputs it is difficult to efficiently build such large gates, so we'll find a compromise:
 - moderate number of gates
 - moderate number of inputs to each gate
 - moderate number of sequential gates traversed

2 pus

=> ARD => OR 64 Z64 inp

Sun of prod concequation

Computing CarryOut

```
CarryIn1 = b0.CarryIn0 + a0.CarryIn0 + a0.b0

CarryIn2 = b1.CarryIn1 + a1.CarryIn1 + a1.b1

= b1.b0.c0 + b1.a0.c0 + b1.a0.b0 +

a1.b0.c0 + a1.a0.c0 + a1.a0.b0 + a1.b1

...

CarryIn32 = a really large sum of really large products
```

 Potentially fast implementation as the result is computed by going thru just 2 levels of logic – unfortunately, each gate is enormous and slow


Generate and Propagate

Equation re-phrased:

Stated verbally, the current pair of bits will *generate* a carry if they are both 1 and the current pair of bits will *propagate* a carry if either is 1

Generate signal = ai.bi Propagate signal = ai + bi

Therefore, Ci+1 = Gi + Pi. Ci



a carry was just generated, or


a carry was generated in the last step and was propagated, or

a carry was generated two steps back and was propagated by both the next two stages, or

a carry was generated N steps back and was propagated by every single one of the N next stages

Divide and Conquer

- The equations on the previous slide are still difficult to implement as logic functions – for the 32nd bit, we must AND every single propagate bit to determine what becomes of c0 (among other things)
- Hence, the bits are broken into groups (of 4) and each group computes its group-generate and group-propagate
- For example, to add 32 numbers, you can partition the task as a tree




P and G for 4-bit Blocks

 Compute P0 and G0 (super-propagate and super-generate) for the first group of 4 bits (and similarly for other groups of 4 bits)


• Carry out of the first group of 4 bits is

 By having a tree of sub-computations, each AND, OR gate has few inputs and logic signals have to travel through a modest set of gates (equal to the height of the tree)

Example




Trade-Off Curve



Carry Look-Ahead Adder

- 16-bit Ripple-carry takes 32 steps
- This design takes how many steps?4 sequential steps



19