

### Lecture 22: Cache Hierarchies

- Today's topics:
  - Cache access details
  - Examples


## Accessing the Cache




# The Tag Array




### **Example Access Pattern**




### **Increasing Line Size**



# Associativity



# Associativity



- 32 KB 4-way set-associative data cache array with 32 byte line sizes
- How many sets?
- How many index bits, offset bits, tag bits?
- How large is the tag array?

```
Cache size = #sets x #ways x blocksize
Index bits = log<sub>2</sub>(sets)
Offset bits = log<sub>2</sub>(blocksize)
Addr width = tag + index + offset
```

 32 KB 4-way set-associative data cache array with 32 byte line sizes

cache size = #sets x #ways x block size

- How many sets? 256
- How many index bits, offset bits, tag bits?
   8 5 19
   log<sub>2</sub>(sets) log<sub>2</sub>(blksize) addrsize-index-offset
- How large is the tag array?
   tag array size = #sets x #ways x tag size
   = 19 Kb = 2.375 KB




A pipeline has CPI 1 if all loads/stores are L1 cache hits 40% of all instructions are loads/stores 85% of all loads/stores hit in 1-cycle L1 50% of all (10-cycle) L2 accesses are misses Memory access takes 100 cycles What is the CPI?


A pipeline has CPI 1 if all loads/stores are L1 cache hits 40% of all instructions are loads/stores
85% of all loads/stores hit in 1-cycle L1
50% of all (10-cycle) L2 accesses are misses
Memory access takes 100 cycles
What is the CPI?

#### Start with 1000 instructions 1000 cycles (includes all 400 L1 accesses)

- + 400 (ld/st) x 15% x 10 cycles (the L2 accesses)
- + 400 x 15% x 50% x 100 cycles (the mem accesses)
- = 4,600 cycles
- CPI = 4.6



Tag array



Tag array