

# Lecture 9: Addition, Multiplication & Division

---

- Today's topics:
  - Signed/Unsigned
  - Addition
  - Multiplication
  - Division

# MIPS Instructions

---

Consider a comparison instruction:

`slt $t0, $t1, $zero`

and \$t1 contains the 32-bit number 1111 01...01

What gets stored in \$t0?

The result depends on whether \$t1 is a signed or unsigned number – the compiler/programmer must track this and accordingly use either `slt` or `sltu`

`slt $t0, $t1, $zero` stores 1 in \$t0

`sltu $t0, $t1, $zero` stores 0 in \$t0

# Sign Extension

---

- Occasionally, 16-bit signed numbers must be converted into 32-bit signed numbers – for example, when doing an add with an immediate operand
- The conversion is simple: take the most significant bit and use it to fill up the additional bits on the left – known as sign extension

So  $2_{10}$  goes from 0000 0000 0000 0010 to  
0000 0000 0000 0000 0000 0000 0000 0010

and  $-2_{10}$  goes from 1111 1111 1111 1110 to  
1111 1111 1111 1111 1111 1111 1111 1110

# Alternative Representations

---


- The following two (intuitive) representations were discarded because they required additional conversion steps before arithmetic could be performed on the numbers
  - sign-and-magnitude: the most significant bit represents +/- and the remaining bits express the magnitude
  - one's complement:  $-x$  is represented by inverting all the bits of  $x$

Both representations above suffer from two zeroes

# Addition and Subtraction

---

- Addition is similar to decimal arithmetic
- For subtraction, simply add the negative number – hence, subtract  $A-B$  involves negating  $B$ 's bits, adding 1 and  $A$



Source: H&P textbook

# Overflows

---

- For an unsigned number, overflow happens when the last carry (1) cannot be accommodated
- For a signed number, overflow happens when the most significant bit is not the same as every bit to its left
  - when the sum of two positive numbers is a negative result
  - when the sum of two negative numbers is a positive result
  - The sum of a positive and negative number will never overflow
- MIPS allows `addu` and `subu` instructions that work with unsigned integers and never flag an overflow – to detect the overflow, other instructions will have to be executed

# Multiplication Example

---

Multiplicand

Multiplier

1000<sub>ten</sub>  
x 1001<sub>ten</sub>

-----

1000

0000

0000

1000

-----


Product

1001000<sub>ten</sub>

In every step

- multiplicand is shifted
- next bit of multiplier is examined (also a shifting step)
- if this bit is 1, shifted multiplicand is added to the product

# HW Algorithm 1




Source: H&P textbook

In every step

- multiplicand is shifted
- next bit of multiplier is examined (also a shifting step)
- if this bit is 1, shifted multiplicand is added to the product



# HW Algorithm 2



Source: H&P textbook

- 32-bit ALU and multiplicand is untouched
- the sum keeps shifting right
- at every step, number of bits in product + multiplier = 64, hence, they share a single 64-bit register

# Notes

---

- The previous algorithm also works for signed numbers (negative numbers in 2's complement form)
- We can also convert negative numbers to positive, multiply the magnitudes, and convert to negative if signs disagree
- The product of two 32-bit numbers can be a 64-bit number -- hence, in MIPS, the product is saved in two 32-bit registers


# MIPS Instructions

---

mult	\$s2, \$s3	computes the product and stores it in two “internal” registers that can be referred to as <b>hi</b> and <b>lo</b>
mfhi	\$s0	moves the value in <b>hi</b> into \$s0
mflo	\$s1	moves the value in <b>lo</b> into \$s1

Similarly for multu

# Fast Algorithm



- The previous algorithm requires a clock to ensure that the earlier addition has completed before shifting
  - This algorithm can quickly set up most inputs – it then has to wait for the result of each add to propagate down – faster because no clock is involved
- Note: high transistor cost

# Division

---

			$1001_{\text{ten}}$	Quotient
Divisor	$1000_{\text{ten}}$		$1001010_{\text{ten}}$	Dividend
			<u><math>-1000</math></u>	
			10	
			101	
			1010	
			<u><math>-1000</math></u>	
			$10_{\text{ten}}$	Remainder

At every step,

- shift divisor right and compare it with current dividend
- if divisor is larger, shift 0 as the next bit of the quotient
- if divisor is smaller, subtract to get new dividend and shift 1 as the next bit of the quotient

# Division

---

Divisor		1001 <sub>ten</sub>		Quotient
1000 <sub>ten</sub>		1001010 <sub>ten</sub>		Dividend
0001001010		0001001010		0000001010
100000000000 →		0001000000 →		0000100000 → 0000001000
Quo: 0		000001		0000010
				000001001

At every step,

- shift divisor right and compare it with current dividend
- if divisor is larger, shift 0 as the next bit of the quotient
- if divisor is smaller, subtract to get new dividend and shift 1 as the next bit of the quotient

# Divide Example

---

- Divide  $7_{\text{ten}}$  ( $0000\ 0111_{\text{two}}$ ) by  $2_{\text{ten}}$  ( $0010_{\text{two}}$ )

Iter	Step	Quot	Divisor	Remainder
0	Initial values			
1				
2				
3				
4				
5				

# Divide Example

- Divide  $7_{\text{ten}}$  ( $0000\ 0111_{\text{two}}$ ) by  $2_{\text{ten}}$  ( $0010_{\text{two}}$ )

Iter	Step	Quot	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	Rem = Rem – Div	0000	0010 0000	1110 0111
	Rem < 0 → +Div, shift 0 into Q	0000	0010 0000	0000 0111
	Shift Div right	0000	0001 0000	0000 0111
2	Same steps as 1	0000	0001 0000	1111 0111
		0000	0001 0000	0000 0111
		0000	0000 1000	0000 0111
3	Same steps as 1	0000	0000 0100	0000 0111
4	Rem = Rem – Div	0000	0000 0100	0000 0011
	Rem >= 0 → shift 1 into Q	0001	0000 0100	0000 0011
	Shift Div right	0001	0000 0010	0000 0011
5	Same steps as 4	0011	0000 0001	0000 0001