## Lecture 17: Basic Pipelining

- Today's topics:
  - 5-stage pipeline
  - Hazards and instruction scheduling
- Mid-term exam stats:
  - Highest: 90, Mean: 58

## Multi-Cycle Processor



- Single memory unit shared by instructions and memory
- Single ALU also used for PC updates
- Registers (latches) to store the result of every block

# The Assembly Line



## Performance Improvements?

- Does it take longer to finish each individual job?
- Does it take shorter to finish a series of jobs?
- What assumptions were made while answering these questions?
- Is a 10-stage pipeline better than a 5-stage pipeline?

## Quantitative Effects

- As a result of pipelining:
  - Time in ns per instruction goes up
  - Each instruction takes more cycles to execute
  - But... average CPI remains roughly the same
  - Clock speed goes up
  - Total execution time goes down, resulting in lower average time per instruction
  - Under ideal conditions, speedup
    - = ratio of elapsed times between successive instruction completions
    - = number of pipeline stages = increase in clock speed



@ 2009 Elsevier Science (USA). All rights reserved.

Use the PC to access the I-cache and increment PC by 4



@ 2009 Ebsevier Science (USA). All rights reserved.

Read registers, compare registers, compute branch target; for now, assume branches take 2 cyc (there is enough work that branches can easily take more)



@ 2009 Elsevier Science (USA). All rights reserved.

ALU computation, effective address computation for load/store



@ 2009 Ebsevier Science (USA). All rights reserved.

Memory access to/from data cache, stores finish in 4 cycles



@ 2009 Ebsevier Science (USA). All rights reserved.

Write result of ALU computation or load into register file



@ 2009 Elsevier Science (USA). All rights reserved.

- I-cache and D-cache are accessed in the same cycle it helps to implement them separately
- Registers are read and written in the same cycle easy to deal with if register read/write time equals cycle time/2 (else, use bypassing)
- Branch target changes only at the end of the second stage -- what do you do in the meantime?
- Data between stages get latched into registers (overhead that increases latency per instruction)

- Structural hazards: different instructions in different stages (or the same stage) conflicting for the same resource
- Data hazards: an instruction cannot continue because it needs a value that has not yet been generated by an earlier instruction
- Control hazard: fetch cannot continue because it does not know the outcome of an earlier branch – special case of a data hazard – separate category because they are treated in different ways

- Example: a unified instruction and data cache → stage 4 (MEM) and stage 1 (IF) can never coincide
- The later instruction and all its successors are delayed until a cycle is found when the resource is free → these are pipeline bubbles
- Structural hazards are easy to eliminate increase the number of resources (for example, implement a separate instruction and data cache)

#### Data Hazards



## Bypassing



• Some data hazard stalls can be eliminated: bypassing

#### **Data Hazard Stalls**



#### **Data Hazard Stalls**



18

#### Example



#### Example



#### Example



### Control Hazards

- Simple techniques to handle control hazard stalls:
  - for every branch, introduce a stall cycle (note: every 6<sup>th</sup> instruction is a branch!)
  - assume the branch is not taken and start fetching the next instruction – if the branch is taken, need hardware to cancel the effect of the wrong-path instruction
  - fetch the next instruction (branch delay slot) and execute it anyway – if the instruction turns out to be on the correct path, useful work was done – if the instruction turns out to be on the wrong path, hopefully program state is not lost

#### **Branch Delay Slots**



- Perfect pipelining with no hazards → an instruction completes every cycle (total cycles ~ num instructions)
  → speedup = increase in clock speed = num pipeline stages
- With hazards and stalls, some cycles (= stall time) go by during which no instruction completes, and then the stalled instruction completes
- Total cycles = number of instructions + stall cycles

# Title

• Bullet