


Lecture 22: Cache Hierarchies, Memory

- Today's topics:
 - Cache hierarchies
 - DRAM main memory
 - Virtual memory


Locality

- Why do caches work?
 - Temporal locality: if you used some data recently, you will likely use it again
 - Spatial locality: if you used some data recently, you will likely access its neighbors
- No hierarchy: average access time for data = 300 cycles
- 32KB 1-cycle L1 cache that has a hit rate of 95%:
average access time = $0.95 \times 1 + 0.05 \times (301)$
= 16 cycles


Accessing the Cache




The Tag Array



Example Access Pattern




Assume that addresses are 8 bits long
How many of the following address requests
are hits/misses?
4, 7, 10, 13, 16, 68, 73, 78, 83, 88, 4, 7, 10...



Compare

The word 'Compare' is positioned between the tag array and the data array, with two arrows pointing towards it: one from the tag array and one from the data array.




8-byte words


An arrow points from the text '8-byte words' to the second slot of the data array.

Direct-mapped cache:
each address maps to
a unique address


Increasing Line Size



Associativity



Associativity



Example

- 32 KB 4-way set-associative data cache array with 32 byte line sizes
- How many sets?
- How many index bits, offset bits, tag bits?
- How large is the tag array?

Title

- Bullet