Lecture 17: Pipelining

- Today's topics:
 - 5-stage pipeline
 - Hazards

A 5-Stage Pipeline



Source: H&P textbook

2

RR ALU RW DM ADD R1, R2, \rightarrow R3 Rd R1, R2 R1+R2 Wr R3 BEQ R1, R2, 100 Rd R1, R2 Compare, Set PC Rd R3 $8[R3] \rightarrow R6$ Get data Wr R6 R3+8 LD ST 8[R3] ← R6 Wr data Rd R3,R6 R3+8

- I-cache and D-cache are accessed in the same cycle it helps to implement them separately
- Registers are read and written in the same cycle easy to deal with if register read/write time equals cycle time/2
- Instructions can't skip the DM stage, else conflict for RW
- Consuming instruction may have to wait for producer
- Branch target changes only at the end of the second stage
 -- what do you do in the meantime?

Hazards

- Structural hazards: different instructions in different stages (or the same stage) conflicting for the same resource
- Data hazards: an instruction cannot continue because it needs a value that has not yet been generated by an earlier instruction
- Control hazard: fetch cannot continue because it does not know the outcome of an earlier branch – special case of a data hazard – separate category because they are treated in different ways

- Example: a unified instruction and data cache → stage 4 (MEM) and stage 1 (IF) can never coincide
- The later instruction and all its successors are delayed until a cycle is found when the resource is free → these are pipeline bubbles
- Structural hazards are easy to eliminate increase the number of resources (for example, implement a separate instruction and data cache, add more register ports)

- An instruction *produces* a value in a given pipeline stage
- A subsequent instruction consumes that value in a pipeline stage
- The consumer may have to be delayed so that the time of consumption is later than the time of production

Example 1 – No Bypassing

Show the instruction occupying each stage in each cycle (no bypassing) if I1 is R1+R2→R3 and I2 is R3+R4→R5 and I3 is R7+R8→R9
 CYC-1 CYC-2 CYC-3 CYC-4 CYC-5 CYC-6 CYC-7 CYC-8



Example 1 – No Bypassing

Show the instruction occupying each stage in each cycle (no bypassing) if I1 is R1+R2→R3 and I2 is R3+R4→R5 and I3 is R7+R8→R9
 CYC-1 CYC-2 CYC-3 CYC-4 CYC-5 CYC-6 CYC-7 CYC-8



Example 2 – Bypassing

Show the instruction occupying each stage in each cycle (with bypassing) if I1 is R1+R2→R3 and I2 is R3+R4→R5 and I3 is R3+R8→R9.
 Identify the input latch for each input operand.

CYC-2 CYC-3 CYC-4 CYC-5 CYC-6 CYC-7 CYC-8 CYC-1 IF IF IF IF IF IF IF IF D/RD/RD/RD/RD/RD/RD/RD/RALU **ALU** ALU ALU ALU ALU **ALU** ALU DM DM DM DM DM DM DM DM RW RW RW RW RW RW RW RW 10

Example 2 – Bypassing

Show the instruction occupying each stage in each cycle (with bypassing) if I1 is R1+R2→R3 and I2 is R3+R4→R5 and I3 is R3+R8→R9.
 Identify the input latch for each input operand.

CYC-2 CYC-3 CYC-4 CYC-5 CYC-6 CYC-7 CYC-8 CYC-1 IF IF IF IF IF IF IF IF 13 14 15 11 12 D/RD/RD/RD/RD/RD/RD/RD/R14 11 12 13 L5 L3 ALU L4 L3 ALU L3 L3 ALU **ALU** ALU ALU ALU ALU 11 12 13 DM DM DM DM DM DM DM DM 12 13 11 RW RW RW RW RW RW RW RW 12 13 11

Problem 1







Problem 3





Bullet