CS 6530: Advanced Database Systems Fall 2024

Lecture 15 Vectorization

Prashant Pandey prashant.pandey@utah.edu



VECTORIZATION

• The process of converting an algorithm's scalar implementation that processes a single pair of operands at a time, to a vector implementation that processes one operation on multiple pairs of operands at once.



WHY THIS MATTERS

- Say we can parallelize our algorithm over 32 cores.
- Each core has a 4-wide SIMD registers.
- Potential Speed-up: $32x \times 4x = 128x$



MULTI-CORE CPUS

- Use a small number of high-powered cores.
 - Intel Xeon Skylake / Kaby Lake
 - High power consumption and area per core.
- Massively <u>superscalar</u> and aggressive <u>out-of-order</u> execution
 - Instructions are issued from a sequential stream.
 - Check for dependencies between instructions.
 - Process multiple instructions per clock cycle.



<u>S</u>INGLE <u>I</u>NSTRUCTION, <u>M</u>ULTIPLE <u>D</u>ATA

 A class of CPU instructions that allow the processor to perform the same operation on multiple data points simultaneously.

All major ISAs have microarchitecture support SIMD operations.

• x86: MMX, SSE, SSE2, SSE3, SSE4, AVX, AVX2, AVX512

• PowerPC: Altivec


• ARM: NEON, SVE



SIMD EXAMPLE

$$X + Y = Z$$

$$\begin{bmatrix} X_1 \\ X_2 \\ \vdots \\ X_n \end{bmatrix} + \begin{bmatrix} Y_1 \\ Y_2 \\ \vdots \\ Y_n \end{bmatrix} = \begin{bmatrix} X_1 + Y_1 \\ X_2 + Y_2 \\ \vdots \\ X_n + Y_n \end{bmatrix}$$





SIMD INSTRUCTIONS (1)

Data Movement

Moving data in and out of vector registers

Arithmetic Operations

- Apply operation on multiple data items (e.g., 2 doubles, 4 floats, 16 bytes)
- Example: ADD, SUB, MUL, DIV, SQRT, MAX, MIN

Logical Instructions

- Logical operations on multiple data items
- Example: AND, OR, XOR, ANDN, ANDPS, ANDNPS



SIMD INSTRUCTIONS (2)

Comparison Instructions

Comparing multiple data items (==,<,<=,>,>=,!=)

Shuffle instructions

Move data in between SIMD registers

Miscellaneous

- Conversion: Transform data between x86 and SIMD registers.
- Cache Control: Move data directly from SIMD registers to memory (bypassing CPU cache).



INTEL SIMD EXTENSIONS

		Width	Integers	Single-P	Double-P
1997	MMX	64 bits	✓		
1999	SSE	128 bits	✓	√ (×4)	
2001	SSE2	128 bits	✓	✓	√ (×2)
2004	SSE3	128 bits	✓	✓	✓
2006	SSSE 3	128 bits	✓	✓	✓
2006	SSE 4.1	128 bits	✓	✓	✓
2008	SSE 4.2	128 bits	✓	✓	✓
2011	AVX	256 bits	✓	√ (×8)	√ (×4)
2013	AVX2	256 bits	✓	✓	✓
2017	AVX-512	512 bits	✓	√ (×16)	√ (×8)

Source: James Reinders



SIMD TRADE-OFFS

Advantages:

 Significant performance gains and resource utilization if an algorithm can be vectorized.

Disadvantages:

- Implementing an algorithm using SIMD is still mostly a manual process.
- SIMD may have restrictions on data alignment.
- **Gathering** data into SIMD registers and **scattering** it to the correct locations is tricky and/or inefficient.




VECTORIZATION

Choice #1: Automatic Vectorization

Choice #2: Compiler Hints

Choice #3: Explicit Vectorization



Source: <u>James Reinders</u>



AUTOMATIC VECTORIZATION

- The compiler can identify when instructions inside of a loop can be rewritten as a vectorized operation.
- Works for simple loops only and is rare in database operators.
 Requires hardware support for SIMD instructions.



AUTOMATIC VECTORIZATION

These might point to the same address!

- This loop is not legal to automatically vectorize.
- The code is written such that the addition is described sequentially.



COMPILER HINTS

 Provide the compiler with additional information about the code to let it know that is safe to vectorize.

- Two approaches:
 - Give explicit information about memory locations.
 - Tell the compiler to ignore vector dependencies.



COMPILER HINTS

• The restrict keyword in C++ tells the compiler that the arrays are distinct locations in memory.



COMPILER HINTS

- This pragma tells the compiler to ignore loop dependencies for the vectors.
- It's up to you make sure that this is correct.



EXPLICIT VECTORIZATION

• Use CPU intrinsics to manually marshal data between SIMD registers and execute vectorized instructions.

Potentially not portable.



EXPLICIT VECTORIZATION


```
void add(int *X,
         int *Y,
         int *Z) {
  \__mm128i *vecX = (\__m128i*)X;
  __mm128i *vecY = (__m128i*)Y;
  _{mm128i} *vecZ = (_{m128i})Z;
  for (int i=0; i<MAX/4; i++) {
    _mm_store_si128(vecZ++,
      $\_mm_add_epi32(*vecX++,
                     $ *vecY++));
```

- Store the vectors in 128-bit SIMD registers.
- Then invoke the intrinsic to add together the vectors and write them to the output location.

VECTORIZATION DIRECTION


Approach #1: Horizontal

• Perform operation on all elements together within a single vector.



Approach #2: Vertical

• Perform operation in an elementwise manner on elements of each vector.



Source: Przemysław Karpiński



EXPLICIT VECTORIZATION

Linear Access Operators

- Predicate evaluation
- Compression

Ad-hoc Vectorization

- Sorting
- Merging

Composable Operations

- Multi-way trees
- Bucketized hash tables

Source: Orestis Polychroniou



VECTORIZED DBMS ALGORITHMS

- Principles for efficient vectorization by using fundamental vector operations to construct more advanced functionality.
 - Favor *vertical* vectorization by processing different input data per lane.
 - Maximize lane utilization by executing unique data items per lane subset (i.e., no useless computations).


FUNDAMENTAL OPERATIONS

- Selective Load
- Selective Store
- Selective Gather
- Selective Scatter




FUNDAMENTAL VECTOR OPERATIONS

Selective Load




Selective Store






FUNDAMENTAL VECTOR OPERATIONS

Selective Gather



Selective Scatter





ISSUES

- Gathers and scatters are not really executed in parallel because the L1 cache only allows one or two distinct accesses per cycle.
- Gathers are only <u>supported</u> in newer CPUs.
- Selective loads and stores are also implemented in Xeon CPUs using vector permutations.



VECTORIZED OPERATORS

- Selection Scans
- Hash Tables
- Partitioning / Histograms
- Paper provides additional vectorized algorithms:
 - Joins, Sorting, Bloom filters.

SELECTION SCANS

Scalar (Branching)

```
i = 0
for t in table:
   key = t.key
   if (key≥low) && (key≤high):
      copy(t, output[i])
      i = i + 1
```


```
SELECT * FROM table
WHERE key >= $low AND key <= $high</pre>
```

Source: <u>Bogdan Raducanu</u>

```
SCHOOL OF COMPUTING
UNIVERSITY OF UTAH
```

Scalar (Branchless)

SELECTION SCANS




Source: Bogdan Raducanu



SELECTION SCANS


Vectorized

ID	KEY
1	J
2	0
3	Υ
4	S
5	U
6	X




```
SELECT * FROM table
WHERE key >= "0" AND key <= "U"</pre>
```






HASH TABLES — PROBING

Scalar



HASH TABLES — PROBING


Vectorized (Vertical)






HASH TABLES — PROBING

▲ Vectorized (Horizontal)




◆ Scalar

Vectorized (Vertical)



PARTITIONING — HISTOGRAM

- Use scatter and gathers to increment counts.
- Replicate the histogram to handle collisions.





JOINS

No Partitioning

- Build one shared hash table using atomics
- Partially vectorized

Min Partitioning

- Partition building table
- Build one hash table per thread
- Fully vectorized

Max Partitioning

- Partition both tables repeatedly
- Build and probe cache-resident hash tables
- Fully vectorized



