

Syllabus

L1: Introduction and CUDA Overview

- Not much there ...
- L2: Hardware Execution Model
- Difference between a parallel programming model and a hardware execution model
- · SIMD, MIMD, SIMT, SPMD
- Performance impact of fine-grain multithreaded architecture
- What happens during the execution of a warp?
- How are warps selected for execution (scoreboarding)?
- L3 & L4: Memory Hierarchy: Locality and Data Placement
- Memory latency and memory bandwidth optimizations
- Reuse and locality
- What are the different memory spaces on the device, who can read/write them?
- How do you tell the compiler that something belongs in a particular memory space?
- Tiling transformation (to fit data into constrained storage): Safety and profitability

000000	Review for Midterm
CS6963	_

Syllabus


- L5 & L6: Memory Hierarchy III: Memory Bandwidth Optimization
- Tiling (for registers)
- Bandwidth maximize utility of each memory cycle
- Memory accesses in scheduling (half-warp)
- Understanding global memory coalescing (for compute capability < 1.2 and > 1.2)
- $\boldsymbol{\cdot}$ Understanding shared memory bank conflicts
- L7: Writing Correct Programs
- Race condition, dependence
- \cdot What is a reduction computation and why is it a good match for a GPU?
- What does _____syncthreads () do? (barrier synchronization) Atomic operations
- Memory Fence Instructions

 Device emulation mode
 Review for Midterm CS6963


Syllabus	Syllabus
 L8: Control Flow Divergent branches Execution model Warp vote functions L9: Floating Point Single precision versus double precision IEEE Compliance: which operations are compliant? Intrinsics vs. arithmetic operations, what is more precise? What operations can be performed in 4 cycles, and what operations take longer? L10: Dense Linear Algebra on GPUS What are the key ideas contributing to CUBLAS 2.0 performance Concepts: high thread count vs. coarse-grain threads. When to use each? Transpose in shared memory plus padding trick L11: Sparse Linear Algebra on GPUS Different sparse matrix representations Stencil computations using sparse matrices 	 L12&L13: Application case studies Host tiling for constant cache (plus data structure reorganization Replacing trig function intrinsic calls with hardware implementations Global synchronization for MPM/GIMP L14: Dynamic Scheduling Task queues Static queues, dynamic queues Wait-free synchronization L15: Tree-based algorithms Flattening tree data structures Scheduling on a portion of the architecture
Review for Midterm	CS6963 Review for Midterm


UNIVERSITY OF UTAH


a. Managing memo	ry bandwidth
Given the following global memory and partial credit. Ass c[i][j+1].	CUDA code, how would you rewrite to improve bandwidth to if applicable, shared memory? Explain your answer for sume c is stored in row-major order, so c[i][j] is adjacent to
N = 512;	
NUMBLOCKS = 51	2/64;
float a[512], b[512	!], c[512][512];
global compute(float a, float *b, float *c) {
int tx = threadIdx	.x;
int bx = blockIdx.>	¢
for (j = bx*64; j< (bx*64)+64; j++)
a[tx] = a[tx] - c	[t×][j] * b[j];
}	
	Review for Midterm





N = 512; NUMBLOCKS = 512/64;		
float a[512], b[512], c[512][512];		
float tmpa;		
global compute(float a, float *b, float *c) { shared ctmp[1024+32]; // let's use 32x32	How to solve?	
// pad for bank conflict:	^s Copy "c" to shared memory	
int tx = threadIdx.x;	in coalesced order	
int bx = blockIdx.x;		
tmpa = a[tx];	Tile in shared memory	
Pad1 = tx/32; Pad2 = j/32;	Copy a to register	
for (jj = bx*64; jj< (bx*64)+64; jj+=32)	copy a to register	
for (j=jj; j <jj+2; j++)<="" td=""><td>Copy b to shared memory,</td></jj+2;>	Copy b to shared memory,	
Ctmp[j*512+tx+pad1] = c[j][tx];	constant memory or texture	
syncthreads();	memory	
tmpa = tmpa - ctmp[tx*512 + j + pad2] * b[j];		
Review for Midterm	THE	











Problem (
(III) Need to	show tiling for template	
Can copy int	o shared memory in coalesced	l order
Copy half or	less at a time	
6963	Review for Midterm	THE LINING

Г

Exam: Problem III.d						
d. Parallel partitioning and synchronization (LU Decomposition)						
Without writing out the CUDA code, consider a CUDA mapping of the LU Decomposition sequential code below. Answer should be in three parts, providing opportunities for partial credit: (i) where are the data dependences in this computation? (ii) how would you partition the computation across threads and blocks? (iii) how would you add synchronization to avoid race conditions?						
float a[1024][1024];	Key Features of Solution: i. Dependences: True <a[i](j],a[k][k]>,<a[i](j],a[i][k]> carried by k True <a[i](j],a[k][k]>, <a[i](j],a[i][k]>, carried by k</a[i](j],a[i][k]></a[i](j],a[k][k]></a[i](j],a[i][k]></a[i](j],a[k][k]>					
for (k=0; j<1023; k++) {	True $, , carried by k$					
<pre>for (i=k+1; i<1024; i++) a[i][k] = a[i][k] / a[k][k]; for (i=k+1; i<1024; i++) for (i=k+1; i>1024; i++) a[i][j] = a[i][j] - a[i][k]*a[k][j]; }</pre>	ii. Partition: Merge i loops, interchange with j, partition j Across blocks/threads (sufficient ism?) or Partition I dimension across threads using III.a. trick Load balance? Repartition on host					
	iii. Synchronization: On host					
CS6963	eview for Midterm					

