









2





Some Definitions (from Allen & Kennedy) • Definition 2.5: - Two computations are equivalent if, on the same inputs, • they produce identical outputs • the outputs are executed in the same order • Definition 2.6: A reordering transformation • changes the order of statement execution • without adding or deleting any statement executions. • Definition 2.7: - A reordering transformation preserves a dependence if • it preserves the relative execution order of the dependences' source and sink. Reference: "Optimizing Compilers for Modern Architectures: A Dependence-Based Approach", Allen and Kennedy, 2002, Ch. 2. L7: Writing Correct Programs CS6963





Forall (or CL Loops whose ite transformation	DA kernels or Doc rations can execute in	all) loops: parallel (a particular	reordering
Example fora A Meaning?	ll (i=1; i<=n; i] = B[i] + C[i++) i];	
Each iterati Free to sche	n can execute ind dule iterations in	ependently of ot any order	hers
Why are para programming	lelizable loops an im nodels?	portant concept fo	or data-parallel
63	L7: Writing	Correct Programs	UNIVERSIT

	CUDA Equivalent to "Forall"	,
	host callkernel() {	
	<pre>forall (int bldx_x=0; bldx_x<bx; (int="" <="" bldx_x++)="" bldx_y="0;" bldx_y++)="" bldx_y<by;="" forall="" pre="" tldx_x="0;" tldx_x++)="" tldx_x<bx;="" tldx_y="0;" tldx_y++)="" tldx_y<by;="" tldx_z="0;" tldx_z++)="" tldx_z<tz;="" {=""></bx;></pre>	
	<pre>/* code refers to tldx_x, tldx_y, tldx_z, bldx_x, bldx_y */ }}}</pre>	
CS6963	L7: Writing Correct Programs	











Available Atomic Functions All but CAS take two operands (unsigned int *address, int (or other type) val); Arithmetic atomicAdd() - add val to address atomicSub() - subtract val from address atomicExch() - exchange val at address, return old value atomicMin() atomicMax() atomicInc() atomicDec() atomicCAS() **Bitwise Functions:** atomicAnd() : atomicOr() atomicXor() See Appendix B11 of NVIDIA CUDA 3.2 Programming Guide UNIVERSITY L7: Writing Correct Programs C\$6963

Atomic Operation News

- Only available for devices with compute capability 1.1 or higher
- Operating on shared memory and for either 32-bit or 64-bit global data for compute capability 1.2 or higher
- 64-bit in shared memory for compute capability 2.0 or higher
- atomicAdd for floating point (32-bit) available for compute capability 2.0 or higher (otherwise, just signed and unsigned integer).

L7: Writing Correct Programs

UNIVERSITY

Synchronization Within/Across Blocks: Memory Fence Instructions void __threadfence_block(): • waits until all global and shared memory accesses made by the calling thread prior to call are visible to all threads in the thread block. In general, when a thread issues a series of writes to memory in a particular order, other threads may see the effects of these memory writes in a different order. void __threadfence(): • Similar to above, but visible to all threads in the device for global memory accesses and all threads in the thread block for shared memory accesses. void __threadfence_system(): • Similar to a bove, but visible to the theat for "nees holted" heat

 Similar to above, but also visible to host for "page-locked" host memory accesses.

Appendix B.5 of NVIDIA CUDA 3.2 Programming Manual CS6963 L7: Writing Correct Programs

UNIVERSITY



Asynchronous Copy To/From Host (compute capability 1.1 and above)

- Warning: I have not tried this!
- Concept:
 - Memory bandwidth can be a limiting factor on GPUs
 - Sometimes computation cost dominated by copy cost
 - But for some computations, data can be "tiled" and computation of tiles can proceed in parallel (some of our projects)
 Can we be computing on one tile while copying another?
- Strategy:
 - Use page-locked memory on host, and asynchronous copies
 - Primitive cudaMemcpyAsync
 - Effect is GPU performs DMA from Host Memory
 - Synchronize with cudaThreadSynchronize()

UNIVERSITY

Page-Locked Host Memory

- How the Async copy works:
 - DMA performed by GPU memory controller
 CUDA driver takes virtual addresses and
 - translates them to physical addresses
 - Then copies physical addresses onto GPU
 - Now what happens if the host OS decides to swap out the page???
- Special malloc holds page in place on host
 - Prevents host OS from moving the page
 - CudaMallocHost()
- But performance could degrade if this is done on lots of pages!
 - Bypassing virtual memory mechanisms

UNIVERSITY OF UTAH

Example of Asynchronous Data Transfer

cudaStreamCreate(&stream1);

cudaStreamCreate(&stream2);

cudaMemcpyAsync(dst1, src1, size, dir, stream1);

kernel<<<grid, block, 0, stream1>>>(...);

cudaMemcpyAsync(dst2, src2, size, dir, stream2);

kernel<<<grid, block, 0, stream2>>>(...);

src1 and src2 must have been allocated using cudaMallocHost stream1 and stream2 identify streams associated with asynchronous call (note 4th "parameter" to kernel invocation)

> NIVERSIT

Code from asyncAPI SDK project

// allocate host memory CUDA_SAFE_CALL(cudaMallocHost((void**)&a, nbytes)); memset(a, 0, nbytes);

// allocate device memory CUDA_SAFE_CALL(cudaMalloc((void**)&d_a, nbytes)); CUDA_SAFE_CALL(cudaMemset(d_a, 255, nbytes));

... // declare grid and thread dimensions and create start and stop events

// asynchronously issue work to the GPU (all to stream 0)

// asynchronously issue work to the GPU (all to stream 0) cudaEventRecord(start, 0); cudaMemcpyAsync(d_a, a, nbytes, cudaMemcpyHostToDevice, 0); increment_Kernel«vblocks, threads, 0, 0»/(d_a, value); cudaMemcpyAsync(a, d_a, nbytes, cudaMemcpyDeviceToHost, 0); cudaEventRecord(stop, 0);

// have CPU do some work while waiting for GPU to finish

// release resources CUDA_SAFE_CALL(cudaFreeHost(a)); CUDA_SAFE_CALL(cudaFree(d_a));

More Parallelism to Come (Compute Capability 2.0)

Stream concept: create, destroy, tag asynchronous operations with stream

- Special synchronization mechanisms for streams: queries, waits and synchronize functions
- Concurrent Kernel Execution

- Execute multiple kernels (up to 4) simultaneously • Concurrent Data Transfers

- Can concurrently copy from host to GPU and GPU to host using asynchronous Memcpy

Section 3.2.6 of CUDA 3.2 manual

L7: Writing Correct Programs

UNIVERSITY

Debugging: Using Device Emulation Mode An executable compiled in device emulation \mbox{mode} (nvcc $\mbox{-deviceemu}$) runs completely on the host using the CUDA runtime - No need of any device and CUDA driver Each device thread is emulated with a host thread When running in device emulation mode, one can: Use host native debug support (breakpoints, inspection, etc.) Access any device-specific data from host code and vice-versa Call any host function from device code (e.g. printf) and vice-versa Detect deadlock situations caused by improper usage of syncthreads David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 CE 498AL, University of Illinois, Urbana-Champa L7: Writing Correct Programs a-Champaign







