# L8: Control Flow

### Administrative

- Next assignment on the website
  - Description at end of class
  - Due Wednesday, Feb. 17, 5PM (done?)
  - Use handin program on CADE machines
    - "handin cs6963 lab2 <probfile>"
- Mailing lists
  - cs6963s10-discussion@list.eng.utah.edu
    - · Please use for all questions suitable for the whole class
    - Feel free to answer your classmates questions!
  - cs6963s10-teach@list.eng.utah.edu
    - Please use for questions to Protonu and me

S6963

8: Control Flow



### Administrative

Grad lab, Linux machines:
 arctic.cs.utah.edu arctic
 gbasin.cs.utah.edu gbasin
 redrock.cs.utah.edu redrock
 gobi.cs.utah.edu gobi
 sahara.cs.utah.edu sahara
 mojave.cs.utah.edu mojave

CS6963

3 L8: Control Flow



### Outline

- · Recall SIMD Execution Model
  - Impact of control flow
- Improving Control Flow Performance
  - Organize computation into warps with same control flow path
  - Avoid control flow by modifying computation
  - Tests for aggregate behavior (warp voting)
- Read (a little) about this:

Kirk and Hwu, Ch. 5

NVDIA Programming Guide, 5.4.2 and B.11

http://www.realworldtech.com/page.cfm?ArticleID=RWT090808195242&p=1

CS6963


L8: Control Flow





### A Very Simple Execution Model

- No branch prediction
  - Just evaluate branch targets and wait for resolution
  - But wait is only a small number of cycles once data is loaded from global memory
- No speculation
  - Only execute useful instructions

CS6963 5 L8: Control Flow UNIVERSIT







### Terminology

- Divergent paths
  - Different threads within a warp take different control flow paths within a kernel function
  - N divergent paths in a warp?
    - · An N-way divergent warp is serially issued over the N different paths using a hardware stack and per-thread predication logic to only write back results from the threads taking each divergent path.
    - Performance decreases by about a factor of N

CS6963

9 L8: Control Flow



### How thread blocks are partitioned

- Thread blocks are partitioned into warps
  - Thread IDs within a warp are consecutive and increasing Warp 0 starts with Thread ID 0
- Partitioning is always the same
  - Thus you can use this knowledge in control flow
  - However, the exact size of warps may change from generation to generation
  - (Covered next)
- However, DO NOT rely on any ordering between
  - If there are any dependences between threads, you must
    \_\_syncthreads() to get correct results

L8: Control Flow



### First Level of Defense: Avoid Control Flow

Clever example from MPM

The first with MFM add small constant to mass so that to mass so that velocity calculation never divides by zero 
$$\mathbf{V}_i = \frac{\sum_p S_{ip} m_p \mathbf{V}_p}{m_i}$$

· No need to test for divide by 0 error, and slight delta does not impact results



### Control Flow Instructions

- A common case: avoid divergence when branch condition is a function of thread ID Example with divergence:

   If (threadIdx. $\times$  > 2) { }
   This creates two different control paths for threads in a block
  - - Branch granularity < warp size; threads 0 and 1 follow different path than the rest of the threads in the first warp

    - Example without divergence:

      If (threadIdx.x / WARP\_SIZE > 2) { }

      Also creates two different control paths for threads in a block

      Branch granularity is a whole multiple of warp size; all threads in any given warp follow the same path



## A Vector Parallel Reduction Example (related to "count 6" example

- Assume an in-place reduction using shared memory
  - The original vector is in device global memory
  - The shared memory is used to hold a partial sum vector
  - Each iteration brings the partial sum vector closer to the final sum
  - The final solution will be in element 0

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2009

13 R: Control Flow



### How to Accumulate Result in Shared Memory

In original implementation (Lecture 1), we collected per-thread results into  $d\_out[threadIdx.x]$ .

In updated implementation (Lecture 3), we collected per-block results into d\_out[0] for a single block, thus serializing the accumulation computation on the GPU.

Suppose we want to exploit some parallelism in this accumulation part, which will be particularly important to performance as we scale the number of threads.

A common idiom for reduction computations is to use a tree-structured results-gathering phase, where independent threads collect their results in parallel. Assume SIZE=16 and BLOCKSIZE(elements computed per thread)=4.

CS6963

L8: Control Flow




# Recall: Serialized Gathering of Results on GPU for "Count 6"

### Tree-Structured Computation

Tree-structured results-gathering phase, where independent threads collect their results in parallel


Assume SIZE=16 and BLOCKSIZE(elements computed per thread)=4.



CS6963

UNIVERSITY OF UTAH

## A possible implementation for just the reduction unsigned int t = threadIdx.x; for (unsigned int stride = 1; stride < blockDim.x; stride \*= 2)</pre> \_syncthreads(); if (t % (2\*stride) == 0) d\_out[t] += d\_out[t+stride];



### Some Observations

- In each iteration, two control flow paths will be sequentially traversed for each warp
  - Threads that perform addition and threads that do not
  - Threads that do not perform addition may cost extra cycles depending on the implementation of divergence
- · No more than half of threads will be executing at any
  - All odd index threads are disabled right from the beginning!
  - On average, less than  $\frac{1}{4}$  of the threads will be activated for all warps over time.


  - After the 5<sup>th</sup> iteration, entire warps in each block will be disabled, poor resource utilization but no divergence.

     This can go on for a while, up to 4 more iterations (512/32=16=24), where each iteration only has one thread activated until all warps retire



```
What's Wrong?
unsigned int t = threadIdx.x;
for (unsigned int stride = 1;
    stride < blockDim.x; stride *= 2</pre>
  __syncthreads();
  if (t % (2*stride) == 0)
    d_out[t] += d_out[t+stride];
```

# A better implementation unsigned int t = threadIdx.x; for (unsigned int stride = blockDim.x >> 1; stride >= 1; stride >> 1) { \_\_syncthreads(); if (t < stride) d\_out[t] += d\_out[t+stride]; } © Dand KM/NVKDA and Web-med W. Hous, 2007-2009 LB: Control Flow LB: Control Flow LB: Control Flow



### A shared memory implementation

· Assume we have already loaded array into

```
__shared__ float partialSum[];
unsigned int t = threadIdx.x;
for (unsigned int stride = blockDim.x >> 1;
    stride >= 1; stride >> 1)
{
    __syncthreads();
    if (t < stride)
        partialSum[t] += partialSum[t+stride];
}</pre>
```


# Some Observations About the New Implementation

- Only the last 5 iterations will have divergence
- Entire warps will be shut down as iterations progress
  - For a 512-thread block, 4 iterations to shut down all but one warp in each block
  - Better resource utilization, will likely retire warps and thus blocks faster
- · Recall, no bank conflicts either

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2009 ECE 498AL, University of Illinois, Urbana-Champaign 24 18: Control Flow



# Predicated Execution Concept Pl> LDR r1,r2,0 If p1 is TRUE, instruction executes normally If p1 is FALSE, instruction treated as NOP



### Instruction Predication in G80

- Comparison instructions set condition codes (CC)
- Instructions can be predicated to write results only when CC meets criterion (CC = 0, CC > 0, etc.)
- Compiler tries to predict if a branch condition is likely to produce many divergent warps
  - If guaranteed not to diverge: only predicates if < 4 instructions
    If not guaranteed: only predicates if < 7 instructions
- May replace branches with instruction predication
- ALL predicated instructions take execution cycles
  - Those with false conditions don't write their output
  - Or invoke memory loads and stores Saves branch instructions, so can be cheaper than serializing divergent paths (for small # instructions)

29 L8: Control Flow



### Warp Vote Functions (Compute Capability > 1.2)

 Can test whether condition on all threads in a warp evaluates to same value

### int all(int predicate):

evaluates predicate for all threads of a warp and returns non-zero iff predicate evaluates to non-zero for all of them.

### int \_\_any(int predicate):

evaluates predicate for all threads of a warp and returns non-zero iff predicate evaluates to non-zero for any of them.



### Using Warp Vote Functions

- · Can tailor code for when none/all take a branch.
- · Eliminate overhead of branching and predication.
- Particularly useful for codes where most threads will be the same
  - Example 1: looking for something unusual in image data
  - Example 2: dealing with boundary conditions

31 L8: Control Flow



### Summary of Lecture

- Impact of control flow on performance
  - Due to SIMD execution model for threads
- · Execution model/code generated
  - Stall based on CC value (for long instr sequences)
  - Predicated code (for short instr sequences)
- · Strategies for avoiding control flow
  - Eliminate divide by zero test (MPM)
  - Warp vote function
- Group together similar control flow paths into warps
  - Example: "tree" reduction

32 L8: Control Flow



### Next Time

- Semester project description
- Two assignments
  - Next programming assignment
  - Project proposal

18: Control Flo

