









2











More Details	Overview of Texture Memory
 Similar to tiling, but reuse must be explicit in code Interaction with the register allocator Historically, array variables were not placed in registers due to concerns about data dependences Nvcc capable of placing small array variables in registers if subscripts are constant and for some simple subscripts Can tell from compiler output whether data is in a register (more later) 	 Recall, texture cache of read-only data Special protocol for allocating and copying to GPU texture<type, dim,="" readmode=""> texRef;</type,> Dim: 1, 2 or 3D objects Special protocol for accesses (macros) tex2D(<name>,dim1,dim2);</name> In full glory can also apply functions to textures
- 15 C56963 L6: Memory Hierarchy III L6: Memory Hierarchy III	16 C56963 L6: Memory Hierarchy III





5









6



















