





	Host Blocking: Common Examples		
•	How do you guarantee the GPU is done and results are ready?		
•	Timing example (excerpt from simpleStreams in CUDA SDK):		
	cudaEvent_t start_event, stop_event; cudaEventCreate(&start_event); cudaEventCreate(&stop_event); cudaEventRecord(start_event, 0); init_array<< colocks, threads>>>(d_a, d_c, niterations); cudaEventRecord(stop_event, 0); cudaEventSynchronize(stop_event); 		
•	• A bunch of runs in a row example (excerpt from transpose in		
CUDA SDK) for (int i = 0; i < numlterations; ++i) { transpose<<< grid, threads >>>(d_odata, d_idata, size_x, size_y); } cudaThreadSynchronize();			


Predominant Control Mechanisms:				
Some definitions				
Name	Meaning	Examples		
Single Instruction, Multiple Data (SIMD)	A single thread of control, same computation applied across "vector" elts	Array notation as in Fortran 95: A[1:n] = A[1:n] + B[1:n] Kernel fns w/in block: compute<< <gs,bs,msize>>></gs,bs,msize>		
Multiple Instruction, Multiple Data (MIMD)	Multiple threads of control, processors periodically synch	OpenMP parallel loop: forall (i=0; i <n; i++)<br="">Kernel fns across blocks compute<<<gs,bs,msize>>></gs,bs,msize></n;>		
Single Program, Multiple Data (SPMD)	Multiple threads of control, but each processor executes same code	<pre>Processor-specific code: if (\$threadIdx.x == 0) { }</pre>		
C56963	10 L2: Hardware Overview			






































Instruction State

Computing

Computing


Operands


ready to go


Schedule


at time k


UNIVERSIT











Summary of LectureSIMT = SIMD+SPMD

- SIMD execution model within a warp, and conceptually within a block
- MIMD execution model across blocks
- Multithreading of SMs used to hide memory latency
 - Motivation for lots of threads to be concurrently active
- Scoreboarding used to track warps ready to execute

35 L2: Hardware Overview

