

Outline

- \cdot More on CUDA
- First assignment, due Jan. 30 (later in lecture)
- Error checking mechanisms
- Synchronization
- More on data partitioning
- Reading: GPU Gems 2, Ch. 31; CUDA 2.0 Manual, particularly Chapters 4 and 5 This lecture includes slides provided by: Wen-mei Hwu (UIUC) and David Kirk (NVIDIA) see http://courses.ece.uiuc.edu/ece498/al1/

UNIVERSIT

and Austin Robison (NVIDIA) 2 CS6963 L3: Synchronization, Data & Memory



CS6963

L3: Synchronization, Data & Memory







Device Emulation Mode Pitfalls

- Emulated device threads execute sequentially, so simultaneous accesses of the same memory location by multiple threads could produce different results.
- Dereferencing device pointers on the host or host pointers on the device can produce correct results in device emulation mode, but will generate an error in device execution mode
- Results of floating-point computations will slightly differ because of:
 - Different compiler outputs, instruction sets

David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 CE 498AL, University of Illinois, Urbana-Champaign L3: Synchronization, Data & Memo

- Use of extended precision for intermediate results
 - There are various options to force strict single precision on the host









Gathering Results on GPU: Synchronization
<pre>voidsyncthreads();</pre>
 Functionality: Synchronizes all threads in a block
 Each thread waits at the point of this call until all other threads have reached it
 Once all threads have reached this point, execution resumes normally
 Why is this needed?
 A thread can freely read the shared memory of its thread block or the global memory of either its block or grid.
 Allows the program to guarantee partial ordering of these accesses to prevent incorrect orderings.
• Watch out!
- Potential for deadlock when it appears in conditionals
CS6963 L3: Synchronization, Data & Memory



Also Atomic	Update to Sum Varia	able			
int atomicAdd(int* address, int val);					
Increments the integer at address by val.					
Atomic means that once initiated, the operation executes to completion without interruption by other threads					
Example: atomicAdd(d_	sum, d_out_array[thread]	Idx.x]);			
CS6963	14 L3: Synchronization, Data & Memory	UNIVERSITY OF LITAH			

Prograt	ming Assignment #1	i -
Problem 1		
In the "count results into on the GPU which will l the number to use a tra threads co for our exc	" example using synchronization, we accumulated all ut_array[0], thus serializing the accumulation computation Suppose we man to exploit some parallelism in this part, ity be particularly important to performance as we scale of threads. A common idiom for reduction computations is -structured results-gathering phase, where independent of their results in parallel. The tree below illustrates this ple, with SIZE=16 and BLOCKSIZE=4.	
	out[0] out[1] out[2] out[3]	
	out[0] += out[1] $out[2] += out[3]$	
	carlel - carlel - carlel	
Your job is to with the so	out[0] += out[2] write this version of the reduction in CUDA. You can start ple code, but adjust the problem size to be larger:	
#define SIZ #define BLO	256 KSIZE 32	
CS6963	15 L3: Synchronization, Data & Memory	rsit







Data Distribution to Threads	<u>Concept of D</u>
 Many data parallel programming languages have mechanisms for expressing how a distributed data structure is mapped to threads That is, the portion of the data a thread accesses (and usually stores locally) Examples: HPF, Chapel, UPC Reasons for selecting a particular distribution Sharing patterns: group together according to "data reuse" and communication needs Affinity with other data Locality: transfer size and capacity limit on shared memory Access patterns relative to computation (avoid bank conflicts) Minimizing overhead: Cost of copying to host and between global and shared memory 	 This concept is Implicit from a expressions with a block really distributied Nevertheless, I Spatial underst (helps concept) Distribution of shared memory Helpful in putt
19 CS6963 L3: Synchronization, Data & Memory	CS6963











Threads, Warps, Blocks

- There are (up to) 32 threads in a Warp
 Only <32 when there are fewer than 32 total threads
- There are (up to) 16 Warps in a Block
- Each Block (and thus, each Warp) executes on a single SM
- G80 has 16 SMs
- At least 16 Blocks required to "fill" the device
- More is better
 - If resources (registers, thread space, shared memory) allow, more than 1 Block can occupy each SM

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 25 ECE 498AL, University of Illinois, Urbana-Champaign L3: Synchronization, Data & Memory

Hardware Implementation: A Set of SIMD Multiprocessors

Multiprocess

Aultiprocessor 1

- A device has a set of multiprocessors
- Each multiprocessor is a set of 32-bit processors with a Single Instruction Multiple Data architecture
- Shared instruction unit
- At each clock cycle, a multiprocessor executes the same instruction on a group of threads called a warp
- The number of threads in a warp is the warp size

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 26 FCE 498AL University of Illingis, Urbana-Champaign L3: Synchronization, Data & Memory

Hardware Implementation: Execution Model

- Each thread block of a grid is split into warps, each gets executed by one multiprocessor (SM)
 - The device processes only one grid at a time
- Each thread block is executed by one multiprocessor
 - So that the shared memory space resides in the on-chip shared memory
- A multiprocessor can execute multiple blocks concurrently

David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 27 CF 498AL University of Illinois, Urbana-Champaign L3: Synchronization, Data & Memor

- Shared memory and registers are partitioned among the threads of all concurrent blocks
- So, decreasing shared memory usage (per block) and register usage (per thread) increases number of blocks that can run concurrently

Terminology Review

- device = GPU = set of multiprocessors
- Multiprocessor = set of processors & shared memory
- Kernel = GPU program
- Grid = array of thread blocks that execute a kernel
- Thread block = group of SIMD threads that execute a kernel and can communicate via shared memory

Location	Cached	Access	Who	
Off-chip	No	Read/write	One thread	
On-chip	N/A - resident	Read/write	All threads in a block	
Off-chip	No	Read/write	All threads + host	
Off-chip	Yes	Read	All threads + host	
Off-chip	Yes	Read	All threads + host	
	Location Off-chip On-chip Off-chip Off-chip Off-chip Off-chip Off-chip	Location Cached Off-chip No On-chip N/A - resident Off-chip No Off-chip Yes Off-chip Yes	Location Cached Access Off-chip No Read/write On-chip N/A - resident Read/write Off-chip No Read/write Off-chip No Read/write Off-chip Yes Read Off-chip Yes Read	

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 ECE 498AL, University of Illinois, Urbana-Champaign I.3: 5

Access Times

- Register dedicated HW single cycle •
- Shared Memory - dedicated HW - single cycle
- Local Memory DRAM, no cache *slow* •
- Global Memory DRAM, no cache *slow*
- Constant Memory DRAM, cached, 1...10s...100s of cycles, depending on cache locality
- Texture Memory DRAM, cached, 1...10s...100s of cycles, depending on cache locality
- Instruction Memory (invisible) - DRAM, cached

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 29 ECE 498AL, University of Illinois, Urbana-Champaign L3: Synchronization, Data & Memory

Language Extensions: Variable Type Qualifiers

	Memory	Scope	Lifetime
devicelocal int LocalVar;	local	thread	thread
deviceshared int SharedVar	; shared	block	block
device int GlobalVar	; global	grid	application
deviceconstant int ConstantV	ar; constant	grid	application

_device__ is optional when used with __local__, ___shared___, or ___constant_

Automatic variables without any qualifier reside in a register - Except arrays that reside in local memory

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 L3: Synchronization, Data & Memor



