L8: Control Flow

Administrative

- Next assignment available
  - Goals of assignment:
    - simple memory hierarchy management
    - block-thread decomposition tradeoff
  - Due Friday, Feb. 8, 5PM
  - Use handin program on CADE machines
    - "handin CS6235 lab2 <probfile>"

Return to Execution Model

- No branch prediction
  - Just evaluate branch targets and wait for resolution
  - But wait is only a small number of cycles once data is loaded from global memory
- No speculation
  - Only execute useful instructions

SIMD Execution of Control Flow

Control flow example

```
if (threadIdx >= 2) {
   out[threadIdx] += 100;
}
else {
   out[threadIdx] += 10;
}
```



SIMD Execution of Control Flow

Control flow example

```
if (threadIdx.x >= 2) {
   out[threadIdx.x] += 100;
}
else {
   out[threadIdx.x] += 10;
}
```




```
/* Condition code cc = true
branch set by
predicate execution */
(CC) LD R5,
        &(out+threadIdx.x)
(CC) ADD R5, R5, 100
(CC) ST R5,
        &(out+threadIdx.x)
```


SIMD Execution of Control Flow

Control flow example

```
if (threadIdx >= 2) {
   out[threadIdx] += 100;
}
else {
   out[threadIdx] += 10;
}
```




```
/* possibly predicated using CC */
(not CC) LD R5,
        &(out+threadIdx)
(not CC) ADD R5, R5, 10
(not CC) ST R5,
        &(out+threadIdx)
```


Control Flow Optimization

- From a Control Flow perspective
- For efficiency,
  - try to ensure that all the cores are fully used
  - this implies they all do the same thing and no one is idle

Terminology

- Divergent paths
  - Different threads within a warp take different control flow paths within a kernel function
  - N divergent paths in a warp?
    - An N-way divergent warp is serially issued over the N different paths using a hardware stack and per-thread predication logic to only write back results from the threads taking each divergent path.
    - Performance decreases by about a factor of N

How thread blocks are partitioned

- Thread blocks are partitioned into warps
  - Thread IDs within a warp are consecutive and increasing
  - Warp 0 starts with Thread ID 0
- Partitioning is always the same
  - Thus you can use this knowledge in control flow
  - However, the exact size of warps may change from generation to generation
- However, DO NOT rely on any ordering between warps
  - If there are any dependences between threads, you must __syncthreads() to get correct results

First Level of Defense: Avoid Control Flow

- Clever example from MPM

$$m_i = \sum_p S_{ip} m_p + 1.0x10^{-100}$$

Add small constant to mass so that velocity calculation never divides by zero

$$\mathbf{V}_i = \frac{\sum_p S_{ip} m_p \mathbf{V}_p}{m_i}$$

- No need to test for divide by 0 error, and slight delta does not impact results

Control Flow Instructions

- A common case: avoid divergence when branch condition is a function of thread ID
  - Example with divergence:
    - `If (threadIdx.x > 2) { }`
    - This creates two different control paths for threads in a block
    - Branch granularity < warp size; threads 0 and 1 follow different path than the rest of the threads in the first warp
  - Example without divergence:
    - `If (threadIdx.x / WARP_SIZE > 2) { }`
    - Also creates two different control paths for threads in a block
    - Branch granularity is a whole multiple of warp size; all threads in any given warp follow the same path

Parallel Reduction Example (related to "count 6")

- Assume an in-place reduction using shared memory
  - The original vector is in device global memory
  - The shared memory is used to hold a partial sum vector
  - Each iteration brings the partial sum vector closer to the final sum
  - The final solution will be in element 0

How to Accumulate Result in Shared Memory

In original implementation (Lecture 1), we collected per-thread results into d_out[threadIdx.x].

In updated implementation (Lecture 7), we collected per-block results into d_out[0] for a single block, thus serializing the accumulation computation on the GPU.

Suppose we want to exploit some parallelism in this accumulation part, which will be particularly important to performance as we scale the number of threads.

A common idiom for reduction computations is to use a tree-structured results-gathering phase, where independent threads collect their results in parallel. Assume SIZE=16 and BLOCKSIZE(elements computed per thread)=4.

Recall: Serialized Gathering of Results on GPU for "Count 6"

```
__global__ void compute(int *d_in, int
__*d_out) {

  d_out[threadIdx.x] = 0;

  for (i=0; i<SIZE/BLOCKSIZE; i++) {

      int val = d_in[i*BLOCKSIZE +
        threadIdx.x];

      d_out[threadIdx.x] +=
                  compare(val, 6);

  }
}
```

```
__global__ void compute(int *d_in, int
__*d_out, int *d_sum) {

  d_out[threadIdx.x] = 0;

  for (i=0; i<SIZE/BLOCKSIZE; i++) {

      int val = d_in[i*BLOCKSIZE +
        threadIdx.x];

      d_out[threadIdx.x] +=
                  compare(val, 6);

  }
  __syncthreads();
    if (threadIdx.x == 0) {
      for 0..BLOCKSIZE-1

      *d_sum += d_out[i];
    }
}
```


Tree-Structured Computation

Tree-structured results-gathering phase, where independent threads collect their results in parallel.

Assume SIZE=16 and BLOCKSIZE(elements computed per thread)=4.



A possible implementation for just the reduction

```
unsigned int t = threadIdx.x;
for (unsigned int stride = 1;
     stride < blockDim.x;  stride *= 2)
{
  __syncthreads();
  if (t % (2*stride) == 0)
     d_out[t] += d_out[t+stride];
}
```

Vector Reduction with Branch Divergence



Some Observations

- In each iteration, two control flow paths will be sequentially traversed for each warp
  - Threads that perform addition and threads that do not
  - Threads that do not perform addition may cost extra cycles depending on the implementation of divergence
- No more than half of threads will be executing at any time
  - All odd index threads are disabled right from the beginning!
  - On average, less than $\frac{1}{4}$ of the threads will be activated for all warps over time.
  - After the 5th iteration, entire warps in each block will be disabled, poor resource utilization but no divergence.
    - This can go on for a while, up to 4 more iterations ($512/32=16= 2^4$), where each iteration only has one thread activated until all warps retire

What's Wrong?

```
unsigned int t = threadIdx.x;
for (unsigned int stride = 1;
     stride < blockDim.x;  stride *= 2)
{
  __syncthreads();
  if (t % (2*stride) == 0)
     d_out[t] += d_out[t+stride];
}
```

BAD: Divergence due to interleaved branch decisions

A better implementation

```
unsigned int t = threadIdx.x;
for (unsigned int stride = blockDim.x >> 1;
     stride >= 1;  stride >> 1)
{
  __syncthreads();
  if (t < stride)
     d_out[t] += d_out[t+stride];
}
```

No Divergence until < 16 sub-sums



A shared memory implementation

- Assume we have already loaded array into

```
__shared__ float partialSum[];

unsigned int t = threadIdx.x;
for (unsigned int stride = blockDim.x >> 1;
     stride >= 1;  stride >> 1)
{
  __syncthreads();
  if (t < stride)
     partialSum[t] += partialSum[t+stride];
}
```


Some Observations About the New Implementation

- Only the last 5 iterations will have divergence
- Entire warps will be shut down as iterations progress
  - For a 512-thread block, 4 iterations to shut down all but one warp in each block
  - Better resource utilization, will likely retire warps and thus blocks faster
- Recall, no bank conflicts either

Performance for 4M element reduction

		Time (2^{22} ints)	Bandwidth	Step Speedup	Cumulative Speedup
Tree Approach	**Kernel 1:** interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
	Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68x

Page 16 from Optimizing Parallel Reduction in CUDA, CUDA SDK

- For more information on reduction
  - CUDA Parallel Reduction from the SDK
  - Run the code and check the associated PDF
  - http://developer.nvidia.com/cuda-cc-sdk-code-samples

Predicated Execution Concept

- A way to eliminate (to some extent) branching
- All instructions are fetched and executed

```
<p1> LDR r1,r2,0
```

- If p1 is TRUE, instruction executes normally
- If p1 is FALSE, instruction treated as NOP

Predication Example

```
:
:
if (x == 10)
   c = c + 1;
:
:
```

```
      :
      :
      LDR r5, X
      p1 <- r5 eq 10
<p1> LDR  r1 <- C
<p1> ADD r1, r1, 1
<p1> STR  r1 -> C
      :
      :
```


Predication can be very helpful for if-else



If-else example

```
   :
   :
    p1,p2 <- r5 eq 10
<p1> inst 1 from B
<p1> inst 2 from B
<p1>  :
   :
<p2> inst 1 from C
<p2> inst 2 from C
      :
   :
```

schedule

```
      :
      :
      p1,p2 <- r5 eq 10
<p1> inst 1 from B
<p2> inst 1 from C

<p1> inst 2 from B
<p2> inst 2 from C

<p1>  :
      :
```

The cost is extra instructions will be issued each time the code is executed. However, there is no branch divergence.

Instruction Predication in G80

- Comparison instructions set condition codes (CC)
- Instructions can be predicated to write results only when CC meets criterion (CC != 0, CC >= 0, etc.)
- Compiler tries to predict if a branch condition is likely to produce many divergent warps
  - If guaranteed not to diverge: only predicates if < 4 instructions
  - If not guaranteed: only predicates if < 7 instructions
- May replace branches with instruction predication
- ALL predicated instructions take execution cycles
  - Those with false conditions don't write their output
    - Or invoke memory loads and stores
  - Saves branch instructions, so can be cheaper than serializing divergent paths (for small # instructions)

Warp Vote Functions (Compute Capability > 1.2)

Can test whether condition on all threads in a warp evaluates to same value

int __all(int predicate):

evaluates predicate for all threads of a warp and returns non-zero iff predicate evaluates to non-zero for all of them.

int __any(int predicate):

evaluates predicate for all threads of a warp and returns non-zero iff predicate evaluates to non-zero for any of them.

int __ballot(int predicate):

evaluates predicate for all active threads of the warp and returns an integer whose Nth bit is set if and only if predicate evaluates to non-zero for the Nth thread of the warp (for compute capability > 2.x).

Using Warp Vote Functions

- Can tailor code for when none/all take a branch.
- Eliminate overhead of branching and predication.
- Particularly useful for codes where most threads will be the same
  - Example 1: looking for something unusual in image data
  - Example 2: dealing with boundary conditions

Exercises

1. Consider the code below, which potentially includes divergent branches. Describe if there is a way to rewrite the code to eliminate these. Describe in general terms what divergent branches can be eliminated by code rewriting versus cannot be eliminated.

```
main() {
    float h_a[1024], h_b[1024], h_data[1024];
    …
    dim3 dimblock(128);
    dim3 dimgrid(8);
    compute<<<dimgrid, dimblock,0>>>(d_a,d_b,d_data);
    /* assume d_b is copied back from the device using call to cudaMemcpy */
}

__global__ compute (float *a, float *b, float *data) {

if (threadIdx.x % 2 == 0)
   (void) even_kernel (a, b);
else /* (threadIdx.x % 2 == 1) */
   (void) odd_kernel (a, b);
if (data[threadIdx.x] > threshold)
   (void) large_kernel (data, a);
else
   (void) small_kernel (data, b);
}
```

Exercise, cont.

2. How would you use the warp_vote instruction to reduce divergent branches in the following: It is an NxN image, where N is unknown, but is evenly divisible by 8. The templates are 8x8.

```
#define TEMPLATE_NROWS  8
#define TEMPLATE_NCOLS  8
Correlation(float *th, float *image, int N) {
for (k=0; k<N-TEMPLATE_NROWS+1;k++) {
  for (l=0; l<N-TEMPLATE_NCOLS+1; l++) {
     for (i=1; i<TEMPLATE_NROWS-1; i++) {
       for (j=1; j<TEMPLATE_NCOLS-1; j++) {
            if (mask[i][j] != 0) {
             th[k][l] += image[i+k][j+l];
  }
 }
}
```

Summary of Lecture

- Impact of control flow on performance
  - Due to SIMD execution model for threads
- Execution model/code generated
  - Stall based on CC value (for long instr sequences)
  - Predicated code (for short instr sequences)
- Strategies for avoiding control flow
  - Eliminate divide by zero test (MPM)
  - Warp vote function
- Group together similar control flow paths into warps
  - Example: "tree" reduction