L15: Design Review, Midterm Review and 6-**Function MPI**

Administrative

- Design Review April 1
- Midterm April 3, in class
- Organick Lectures this week:
 - Peter Neumann, SRI International
 - Known for his work on Multics in the 1960s
 - "A Personal History of Layered Trustworthiness" Tue Mar 26 @ 7:00 PM, 220 Skaggs Biology

 - "Clean-Slate Formally Motivated Hardware and Software for HighlyTrustworthy Systems" Wed Mar 27 @ 3:20 PM
 - Roundtable, Wed Mar 27 @ 1:30. WEB 1248

CS6235

L15: DRs and Review

Design Reviews

CS6235

CS6235

- Goal is to see a solid plan for each project and make sure projects are on track
 - Plan to evolve project so that results guaranteed
 - Show at least one thing is working
 - How work is being divided among team members
- Major suggestions from proposals
 - Project complexity break it down into smaller chunks with evolutionary strategy

L15: DRs and Review

- Add references – what has been done before? Known algorithm? GPU implementation?

• Oral, 10-minute Q&A session (April 1 in class, plus office hours if needed) - Each team member presents one part - Team should identify "lead" to present plan • Three major parts:

I. Overview

Design Reviews

- Define computation and high-level mapping to GPU
- II. Project Plan
- The pieces and who is doing what.
- What is done so far? (Make sure something is working by the design review)
- III. Related Work
- Prior sequential or parallel algorithms/implementations Prior GPU implementations (or similar computations)

Submit slides and written document revising proposal that covers these and cleans up anything missing from proposal.
 L15: DRs and Review

UNIVERSIT CS6235

1

Title .	Team	
Dverview		
Project Plan		
Related Work		
Implementation Status	3	
/isual interest		
Oral Presentation		





Message Passing Library Features	MPI
 All communication, synchronization require subroutine calls 	
- No shared variables	·The
 Program runs on a single processor just like any uniprocessor program, except for calls to message passing library 	- at - A
 Subroutines for 	H
- Communication	. O+h
 Pairwise or point-to-point: A message is sent from a specific sending process (point a) to a specific receiving process (point b). 	- at
- Collectives involving multiple processors	
 Move data: Broadcast, Scatter/gather 	- pc
 Compute and move: Reduce, AllReduce 	
- Synchronization	
- Barrier	
- No locks because there are no shared variables to protect	
- Queries	
- How many processes? Which one am I? Any messages waiting?	
CS6235 L15: DRs and Review UNIVERSITY 9 9	CS6235







Hello (C)

Hello (C++)	
<pre>#include "mpi.h"</pre>	
<pre>#include <iostream></iostream></pre>	,
int main(int argc,	, char *argv[])
ł	
int rank, size;	
<pre>MPI::Init(argc,</pre>	, argv);
<pre>rank = MPI::COM</pre>	<pre>M_WORLD.Get_rank();</pre>
size = MPI::COM	<pre>M_WORLD.Get_size();</pre>
std::cout << "G of " << s	Greetings from process " << rank << " ize << "\n";
MPI::Finalize()	;
return 0;	
} 11/03/2011 CS6235	CS496115: DRs and Revisibilide source: Bill Gropp





Basic Outline
#include <mpi.h></mpi.h>
<pre>int main(int argc, char* argv[]) {</pre>
<pre>/* No MPI calls before this */ MPI_Init(&argc, &argv); MPI_Finalize(); /* No MPI calls after this */ return 0; }</pre>
opyright © 2010, Elsevier Inc. All rights Reserved
S6235 L15: DRs and Review UNIVERSITY 17 UNIVERSITY

MPI Basic (Blocking) Send				
A(10)				
MPI_Send(A, 10, MPI_DOUBLE, 1,) MPI_Recv(B, 20, MPI_DOUBLE, 0,)				
MPI_SEND(start, count, datatype, dest, tag, comm)				
 The message buffer is described by (start, count, datatype). 				
 The target process is specified by dest, which is the rank of the target process in the communicator specified by comm. 				
 When this function returns, the data has been delivered to the system and the buffer can be reused. The message may not have been received by the target process 				
CS6235 L15: DRs and RevieWide source: Bill Gropp UNIVERSITY 18				





A Simple MPI Program

## {{	<pre>include "mpi.h" include <stdio.h> int main(int argc, char *argv[]) int rank, buf; MPI_Init(kargv, &argc); MPI_Comm_rank(MPI_COMM_WORLD, &rank); /* Process 0 sends and Process 1 receives */ if (rank == 0) (buf = 123456; MPI_Send(&buf, 1, MPI_INT, 1, 0, MPI_COMM_WORLD); } else if (rank == 1) (MPI_Recv (&buf, 1, MPI_INT, 1, 0, MPI_COMM_WORLD,</stdio.h></pre>
CS6235	L15: DRs and Revie§ide source: Bill Gropp

	Six-Function MPI
• /	Nost commonly used constructs
. , F	A decade or more ago, almost all supercomputer orograms only used these - MPI_Init - MPI_Finalize - MPI_Comm_Size - MPI_Comm_Rank - MPI_Send - MPI_Recv
• /	Also very useful
	 MPI_Reduce and other collectives
• (Other features of MPI
	- Task parallel constructs
	- Optimized communication: non-blocking, one-sided
CS6235	L15: DRs and Review

г

CS

N	NPI_Reduce					
	<pre>int MPI_Reduce(void* void* int MPI_Datatype MPI_Op int MPI_Comm</pre>	input_data_p output_data_p count datatype operator dest_process comm	/* in /* or /* in /* in /* in /* in /* in	a */, ut */, a */, a */, a */, a */, a */, b */);		
MP I	_Reduce(&local_int, MPI_COMM_WORLD);	&total_int, 1,	MPI_D	OUBLE,	MPI_SUM, (),
	<pre>double local_x[N], sum MPI_Reduce(local_x, sum MPI_COMM_WORLD)</pre>	m[N]; um, N, MPI_DOUBLE ;	, MPI_S	UM, 0,		
Copyrig	ht © 2010, Elsevier Inc. Al	I rights Reserved	v		THE UNIVER	517

Questions from Previous Exams				
Short answer questions from last year:				
 Describe one mechanism we discussed for eliminating shared memory bank conflicts in code that exhibits these bank conflicts. Since the occurrence of bank conflicts depends on the data access patterns, please explain any assumptions you are making about the original code with bank conflicts. 				
 Give one example of a synchronization mechanism that is control-based, meaning it controls thread execution, and one that is memory-based, meaning that it protects race conditions on memory locations. 				
 What happens if two blocks assigned to the same streaming multiprocessor each use more than half of either registers or shared memory? How does this affect scheduling of warps? By comparison, what if the total register and shared memory usage fits within the capacity of these resources? 				

	L15: DRs and Review	THE
6235	24	OF UTAH

Questions from Previous Exams

Short answer questions from 2011:

CS6235

- Describe how you can exploit spatial reuse in optimizing for memory bandwidth on a GPU. (Partial credit: what are the memory bandwidth optimizations we studied?)
- Given examples we have seen of control flow in GPU kernels, describe ONE way to reduce divergent branches for ONE of the following: consider treestructured reductions, even-odd computations, or boundary conditions.
- What happens if two threads assigned to different blocks write to the same memory location in global memory?

L15: DRs and Review

UNIVERSIT

<text><text><list-item><list-item><list-item><list-item><list-item><list-item><list-item>

Questions from Previous Exams				
 Problem Solving: Data placement in the memory hierarchy 				
Given the following CUDA code, for each data structure in the thread program, what is the most appropriate portion of the memory hierarchy to place that data (constant, global, shared, or registers) and why. Feel free to give multiple answers for some data in cases where there are multiple possibilities that are all appropriate. In each case, explain how you would modify the CUDA code to use that level of the memory hierarchy.				
float a[N], b[N], c[N][N], d[N];				
int e[N]:				
global compute(float *a, float *b, float *c, float *d, int *e) {				
float temp;				
int index = blockIdx.x*blockDim.x + threadIdx.x				
for (j =0; j <n; j++)="" {<br="">temp = (c[index][j] + b[j])*d[e[index]]; a[index] = a[index] - temp;</n;>				
L15: DRs and Review CS ³ 235 27 UNIVERSITY 27				



 Without wr mapping of below. Ansi opportunitie data depend vou partitie 	iting out the CUDA code, co the LU Decomposition seque wer should be in three parts s for partial credit: (i) when dences in this computation?	nsider a CUDA ntial code s, providing re are the (ii) how would reade and
blocks? (iii) avoid race c	how would you add synchror conditions?	nization to
float a[1024][102	24];	
for (k=0; j<1023;	k++) {	
for (i=k+1; i<10	24; i++)	
a[i][k] = a[i]][k] / a[k][k];	
for (i=k+1; i<10	24; i++)	
for (j=k+1;	j<1024; j++)	
a[i][j] =	a[i][j] - a[i][k]*a[k][j];	
}		
CS6235	L15: DRs and Review 29	

• Given a spars GPU impleme compressed uses an ELL number of nhis of this code are t, data, i how does the consider a di	ie matrix-vector multiplication, con ntations: (a) one in which the spars sparse row format (see below code; format for the sparse matrix becau onzeros per row is fixed. For (a), d to GPUs. How is it decomposed int ndices and x placed in the memory l e ELL representation affect your sc fferent thread decomposition and	isider two different ie matrix is stored in); and, (b) one which use the upper limit on escribe the mapping o threads, and where hierarchy? For (b), slution? Would you data placement?
// Sequential sp	parse matrix vector multiplication using	compressed sparse row
// CSR) represe sparse	ntation of sparse matrix. "data" holds	the nonzeros in the
// matrix		
for (j=0; j <nr; j+<="" td=""><td>+) {</td><td></td></nr;>	+) {	
for (k = ptr[j];	
+[j] = +[j] + (data[k] * x[indices[k]];	
CS6235	L15: DRs and Review 30	UNIVERSITY OF UTAH

Questions from Previous Exams	
Example essay questions:	
Describe the features of computations that are likely to obtain high speedup on a GPU as compared to a sequential CPU.	
Consider the architecture of the current GPUs and impact on programmability. If you could change one aspect of the architecture to simplify programming, what would it be and why? (You don't have to propose an alternative architecture.)	
We talked about sparse matrix computations with respect to linear algebra, graph coloring and program analysis. Describe a sparse matrix representation that is appropriate for a GPU implementation of one of these applications and explain why it is well suited.	
Describe three optimizations that were performed for the MRI application case study.	
CS6235 L15: DRs and Review L15: DRs and Review CS6236 31	