### Review for Midterm

CS6235

### **Administrative**

- · Pascal will meet the class on Wednesday
  - I will join at the beginning for questions on test
- Midterm
  - In class March 28, can bring single page of notes
  - Review notes, readings and review lecture
  - Prior exams covered, will be discussed today
- Design Review
  - Intermediate assessment of progress on project, oral and short
  - In class April 4
- · Final projects
  - Poster session, April 23 (dry run April 18)
  - Final report, May 3

CS6235

Review for Midterm



### Parts of Exam

- I. Definitions
  - A list of 5 terms you will be asked to define
- II. Short Answer (4 questions, 20 points)
  - Understand basic GPU architecture: processors and memory hierarchy
  - High level questions on more recent "pattern and application" lectures
- III. Problem Solving types of questions
  - Analyze data dependences and data reuse in code and use this to guide CUDA parallelization and memory hierarchy mapping
  - Given some CUDA code, indicate whether global memory accesses will be coalesced and whether there will be bank conflicts in shared memory
  - Given some CUDA code, add synchronization to derive a correct implementation
  - Given some CUDA code, provide an optimized version that will have fewer divergent branches
- IV. (Brief) Essay Question
  - Pick one from a set of 4

CS6235

Review for Midterm



### Syllabus

- L1: Introduction and CUDA Overview
- · Not much there...
- L2: Hardware Execution Model
- Difference between a parallel programming model and a hardware execution model
- SIMD, MIMD, SIMT, SPMD
- · Performance impact of fine-grain multithreaded architecture
- $\boldsymbol{\cdot}$  What happens during the execution of a warp?
- How are warps selected for execution (scoreboarding)?
- L3 & L4: Memory Hierarchy: Locality and Data Placement
- $\boldsymbol{\cdot}$  Memory latency and memory bandwidth optimizations
- Reuse and locality
- What are the different memory spaces on the device, who can read/ write them?
- How do you tell the compiler that something belongs in a particular memory space?
- Tiling transformation (to fit data into constrained storage): Safety and profitability

CS6235

Review for Midterm



### Syllabus

D5 & L6: Memory Hierarchy III: Memory Bandwidth
Optimization

- · Tiling (for registers)
- · Bandwidth maximize utility of each memory cycle
- Memory accesses in scheduling (half-warp)
- Understanding global memory coalescing (for compute capability < 1.2 and > 1.2)
- · Understanding shared memory bank conflicts
- L7: Writing Correct Programs
- · Race condition, dependence
- What is a reduction computation and why is it a good match for a GPU?
- · What does \_\_syncthreads () do? (barrier synchronization)
- · Atomic operations
- · Memory Fence Instructions
- Device emulation mode
   Review for Midterm



### Syllabus

L8: Control Flow

- · Divergent branches
- Execution model
- · Warp vote functions
- L9: Floating Point
- · Single precision versus double precision
- · IEEE Compliance: which operations are compliant?
- · Intrinsics vs. arithmetic operations, what is more precise?
- What operations can be performed in 4 cycles, and what operations take

L10: Dense Linear Algebra on GPUs

- $\boldsymbol{\cdot}$  What are the key ideas contributing to CUBLAS 2.0 performance
- · Concepts: high thread count vs. coarse-grain threads. When to use each?
- Transpose in shared memory plus padding trick
- L11: Sparse Linear Algebra on GPUS
- Different sparse matrix representations
- · Stencil computations using sparse matrices

Review for Midterm



### Syllabus

L12, L13 and L14: Application case studies

- · Host tiling for constant cache (plus data structure reorganization)
- · Replacing trig function intrinsic calls with hardware implementations
- Global synchronization for MPM/GIMP

L15: Dynamic Scheduling

- · Task queues
- · Static queues, dynamic queues
- · Wait-free synchronization

L16: Sorting

- Using a hybrid algorithm for different sized lists
- Avoiding synchronization
- Tradeoff between additional computation and eliminating costly synchronization

Review for Midterm



### 2010 Exam: Problem III.a

a. Managing memory bandwidth

Given the following CUDA code, how would you rewrite to improve bandwidth to global memory and, if applicable, shared memory? Explain your answer for partial credit. Assume c is stored in row-major order, so c[:][j] is adjacent to c [i][j+1].

NUMBLOCKS = 512/64;

float a[512], b[512], c[512][512];

\_\_global compute(float a, float \*b, float \*c) {

int tx = threadIdx.x:

int bx = blockIdx,x;

for (j = bx\*64; j< (bx\*64)+64; j++) a[tx] = a[tx] - c[tx][j] \* b[j];

Review for Midterm



```
Exam: Problem III, a
         a. Managing memory bandwidth
         Given the following CUDA code, how would you rewrite to improve bandwidth to global memory and, if applicable, shared memory? Explain your answer for partial credit. Assume c is stored in row-major order, so c[i][j] is adjacent to c[i][j+1].
         N = 512:
                                                                       How to solve?
         NUMBLOCKS = 512/64;
                                                                       Copy "c" to shared memory
                                                                       in coalesced order
         float a[512], b[512], c[512][512];
                                                                       Tile in shared memory
            _global compute(float a, float *b, float *c){
                                                                       Copy a to register
         int tx = threadIdx.x;
         int bx = blockIdx.x;
                                                                       Copy b to shared memory.
                                                                       constant memory or texture
         for (j = bx*64; j < (bx*64)+64; j++)
                                                                       memory
            a[tx] = a[tx] - c[tx][j] * b[j];
                                               Review for Midterm
CS6235
```


```
Exam: Problem III.a
       N = 512; NUMBLOCKS = 512/64;
       float a[512], b[512], c[512][512];
       float tmpa:
       __global compute(float a, float *b, float *c) {
                                                       How to solve?
       __shared__ ctmp[1024+32]; // let's use 32x32
                              // pad for bank conflicts Copy "c" to shared memory
       int tx = threadIdx.x:
                                                       in coalesced order
       int bx = blockIdx.x;
       tmpa = a[tx];
                                                       Tile in shared memory
       Pad1 = tx/32; Pad2 = j/32;
                                                       Copy a to register
       for (jj = bx*64; jj< (bx*64)+64; jj+=32)
        for (j=jj; j<jj+2; j++)
                                                       Copy b to shared memory.
                                                       constant memory or texture
          Ctmp[j*512+tx+pad1] = c[j][tx];
                                                       memory
           __syncthreads();
           tmpa = tmpa - ctmp[tx*512 + j + pad2] * b[j];
                                    Review for Midterm
CS6235
```


### 

### Approach: Renumber thread to concentrate case where not divisible by 16 if (tx < 240) t = tx + (tx/16) + 1; Else t = (tx - 240) \* 16; Now replace tx with t in code Only last "warp" has divergent branches

Review for Midterm

CS6235





## i. How big is image and template data? Image = 5192² \* 4 bytes/int = 100 Mbytes Th = 100 Mbytes Template = 64² \* 4 bytes /int = exactly 16KBytes Total data set size > 200 Mbytes Cannot have both image and Th in global memory - must generate 2 tiles Template data does not fit in shared memory due to other things placed there... ii. Partitioning to support tiling for shared memory Hint to exploit reuse on template by copying to shared memory Could also exploit reuse on portion of image Dependences only on th (a reduction)

2010 Exam: Problem III.c

(iii) Need to show tiling for template

Can copy into shared memory in coalesced order

Copy half or less at a time

Review for Midterm
16

# d. Parallel partitioning and synchronization (LU Decomposition) Without writing out the CUDA code, consider a CUDA mapping of the LU Decomposition sequential code below. Answer should be in three parts; providing opportunities for partial credit: (i) where are the data dependences in this computation? (ii) how would you partition the computation across threads and blocks? (iii) how would you add synchronization to avoid race conditions? float a[1024][1024]: for (k=0; j:1023; k++) { for (i=k+1; i:1024; i++) a[i][k] = a[i][k] / a[k][k]; for (i=k+1; i:1024; i++) a[i][j] = a[i][j] - a[i][k]\*a[k][j]; }

### 2010 Exam: Problem III.d d. Parallel partitioning and synchronization (LU Decomposition) Without writing out the CUDA code, consider a CUDA mapping of the LU Decomposition sequential code below. Answer should be in three parts, providing opportunities for partial credit: (i) where are the data dependences in this computation? (iii) how would you partition the computation across threads and blocks? (iii) how would you add synchronization to avoid race conditions? Key Features of Solution: Dependences: float a[1024][1024]: True <a[i][j],a[k][k]>,<a[i][j],a[i][k]> carried by k True <a[i][j],a[k][k]>, <a[i][j],a[i][k]>, carried by k True <a[i][j],a[i][j]>, <a[i][j], a[k][j]>, carried by k for (k=0; j<1023; k++) { for (i=k+1; i<1024; i++) a[i][k] = a[i][k] / a[k][k];Merge i loops, interchange with j, partition j for (i=k+1; i<1024; i++) Across blocks/threads (sufficient ||ism?) or for (j=k+1; j<1024; j++) Partition I dimension across threads a[i][j] = a[i][j] - a[i][k]\*a[k][j]; using III.a. trick Load balance? Repartition on host iii. Synchronization: On host Review for Midterm 18 CS6235

### 2011 Exam: Examples of short answers

- a. Describe how you can exploit spatial reuse in optimizing for memory bandwidth on a GPU. (Partial credit: what are the memory bandwidth optimizations we studied?)
- b. Given examples we have seen of control flow in GPU kernels, describe ONE way to reduce divergent branches for ONE of the following: consider treestructured reductions, even-odd computations, or boundary conditions.
- c. Regarding floating point support in GPUs, how does the architecture permit trading off precision and performance?
- d. What happens if two threads assigned to different blocks write to the same memory location in global memory?

CS6235

Review for Midterm



### 2011 Exam: Examples of Essay

Pick one of the following three topics and write a very brief essay about it, no more than 3 sentences.

- a. We talked about sparse matrix computations with respect to linear algebra, graph coloring and program analysis. Describe a sparse matrix representation that is appropriate for a GPU implementation of one of these applications and explain why it is well suited.
- b. We talked about how to map tree-structured computations to GPUs. Briefly describe features of this mapping that would yield an efficient GPU implementation.
- c. We talked about dynamic scheduling on a GPU.
  Describe a specific strategy for dynamic scheduling
  (static task list, dynamic task list, wait-free
  synchronization) and when it would be appropriate to
  use it.

CS6235

Review for Midterm

