# L7: Writing Correct **Programs**

L7: Writing Correct Programs



# Administrative

- Next assignment available
  - Goals of assignment:
    - -simple memory hierarchy management
    - -block-thread decomposition tradeoff
  - Due Friday, Feb. 10, 5PM
  - Use handin program on CADE machines
    - "handin CS6235 lab2 <probfile>"

CS6235



# Outline

- · How to tell if your parallelization is correct?
- Definitions:
- Race conditions and data dependences
- Example
- · Reasoning about race conditions
- A Look at the Architecture:

- how to protect memory accesses from race conditions?

  Synchronization within a block: \_\_syncthreads();

  Synchronization across blocks (through global memory)

   atomicOperations (example)
- memoryFences
- Debugging





# Timing Code for Assignment


 Timing example (excerpt from simpleStreams in CUDA SDK):

cudaEvent\_t start\_event, stop\_event; cudaEventCreate(&start\_event); cudaEventCreate(&stop\_event); cudaEventRecord(start\_event, 0); cudat\_ventrecun(stant\_vent, 0); init\_array<<<br/>blocks, threads>>>(d\_a, d\_c, niterations); cudat\_ventRecord(stop\_event, 0); cudat\_ventSynchronize(stop\_event); cudat\_ventElapsedTime(&elapsed\_time, start\_event, stop\_event);









# Threads Access the Same Memory! Global memory and shared memory within an SM can be freely accessed by multiple threads Requires appropriate sequencing of memory accesses across threads to same location if at least one access is a write

# More Formally: Race Condition or Data Dependence

- A race condition exists when the result of an execution depends on the timing of two or more events.
- A data dependence is an ordering on a pair of memory operations that must be preserved to maintain correctness.

CS6235

L7: Writing Correct Programs



# Data Dependence

Two memory accesses are involved in a data dependence if they may refer to the same memory location and one of the references is a

A data dependence can either be between two distinct program statements or two different dynamic executions of the same program statement.

Two important uses of data dependence information (among others): Parallelization: no data dependence between two computations > parallel execution safe

Locality optimization: absence of data dependences & presence of reuse > reorder memory accesses for better data locality (next week)

L7: Writing Correct Programs



# Data Dependence of Scalar Variables

Output dependence

Input dependence (for locality)

Definition: Data dependence exists from a reference instance i to i' iff either i or i' is a write operation i and i' refer to the same variable i executes before i'



# Some Definitions (from Allen & Kennedy)

- · Definition 2.5:
  - Two computations are equivalent if, on the same inputs,
    - they produce identical outputs
    - · the outputs are executed in the same order
- Definition 2.6:
  - A reordering transformation
    - · changes the order of statement execution
    - · without adding or deleting any statement executions.
- Definition 2.7:
  - A reordering transformation preserves a dependence if
    - · it preserves the relative execution order of the dependences' source and sink.

Reference: "Optimizing Compilers for Modern Architectures: A Dependence-Based Approach", Allen and Kennedy, 2002, Ch. 2.



# Fundamental Theorem of Dependence

- Theorem 2.2:
  - Any reordering transformation that preserves every dependence in a program preserves the meaning of that program.

CS6235 L7: Writing Correct Programs



CS6235

### Parallelization as a Reordering Transformation in CUDA \_\_host callkernel() { \_\_host callkernel() { dim3 blocks(bx,by); dim3 threads(tx,ty,tz); for (int bldx\_x=0; bldx\_x<br/>bx; bldx\_x++) { $kernelcode <\!\!<\!\! blocks, threads >\!\!>\!\!>$ for (int bldx\_y=0; bldx\_y<by; bldx\_y++) { (<args>); for (int tldx\_x=0; tldx\_x<tx; tldx\_x++) { for (int tldx\_y=0; tldx\_y<ty; tldx\_y++) { \_global kernelcode(<args>) { $\quad \text{for (int tldx}\_z = 0; \, \text{tldx}\_z < \text{tz; tldx}\_z + +) \; \{$ /\* code refers to threadldx.x, $threadIdx.y,\,threadIdx.z,\,blockIdx.x,\,$ / \* code refers to tldx\_x, tldx\_y, tldx\_z, blockldx.y \*/ bldx\_x, bldx\_y \*/ }}}} **EQUIVALENT?**

L7: Writing Correct Programs

# Consider Parallelizable Loops Forall (or CUDA kernels or Doall) loops: Loops whose iterations can execute in parallel (a particular reordering transformation) Example forall (i=1; i<=n; i++) A[i] = B[i] + C[i]; Meaning? Each iteration can execute independently of others Free to schedule iterations in any order Why are parallelizable loops an important concept for data-parallel programming models?

```
CUDA Equivalent to "Forall"

_host callkernel() {

forall (int bldx_x=0; bldx_x<bx; bldx_x++) {
 forall (int bldx_y=0; bldx_y<by; bldx_y++) {
 forall (int bldx_x=0; tldx_x<bx; tldx_x++) {
 forall (int tldx_y=0; tldx_y<by; tldx_y++) {
 forall (int tldx_z=0; tldx_z<tz; tldx_z++) {

/* code refers to tldx_x, tldx_y, tldx_z, bldx_x, bldx_y, bldx_y */
}))))))

CS6235

L7: Writing Correct Programs
```

# Using Data Dependences to Reason about Race Conditions

- Compiler research on data dependence analysis provides a systematic way to conservatively identify race conditions on scalar and array variables
  - "Forall" if no dependences cross the iteration boundary of a parallel loop. (no loop-carried dependences)
  - If a race condition is found,
    - EITHER serialize loop(s) carrying dependence by making it internal to thread program, or part of the host code
    - OR add "synchronization"

CS6235

L7: Writing Correct Programs



# Back to our Example: What if Threads Need to Access Same Memory Location

- Dependence on sum across iterations/threads
- But reordering ok since operations on sum are associative
- Load/increment/store must be done *atomically* to preserve sequential meaning
- Add Synchronization
- Protect memory locations
  Control-based (what are threads doing?)
- Definitions:
  - Atomicity: a set of operations is atomic if either they all execute or none executes. Thus, there is no way to see the results of a partial execution.
  - Mutual exclusion: at most one thread can execute the code at any time
  - Barrier: forces threads to stop and wait until all threads have arrived at some point in code, and typically at the same point

CS6235

L7: Writing Correct Programs



# Gathering Results on GPU: Barrier Synchronization w/in Block

syncthreads();

- Functionality: Synchronizes all threads in a block
  - Each thread waits at the point of this call until all other threads have reached it
  - Once all threads have reached this point, execution resumes normally
- Why is this needed?
  - A thread can freely read the shared memory of its thread block or the global memory of either its block or grid.
  - Allows the program to guarantee partial ordering of these accesses to prevent incorrect orderings.
- Watch out!
  - Potential for deadlock when it appears in conditionals



# Gathering Results on GPU for "Count 6"

```
__global__void compute(int *d_in, int *d_out) {
                                                             __global__ void compute(int *d_in, int *d_out, int *d_sum) {
 d_out[threadIdx.x] = 0:
                                                              d_out[threadIdx.x] = 0;
 for (i=0; i<SIZE/BLOCKSIZE; i++) {
                                                              for (i=0; i<SIZE/BLOCKSIZE; i++) {
    int val = d_in[i*BLOCKSIZE +
  threadIdx.x];
                                                                int val = d_in[i*BLOCKSIZE +
  threadIdx.x];
    d_out[threadIdx.x] +:
compare(val, 6);
                                                                d_out[threadIdx.x] +=
compare(val, 6);
                                                                   syncthreads():
                                                                 if (threadIdx.x == 0) {
                                                                   for 0..BLOCKSIZE-1
                                                                   *d_sum += d_out[i];
```

L7: Writing Correct Programs

# Gathering Results on GPU: Atomic Update to Sum Variable


int atomicAdd(int\* address, int val); Increments the integer at address by val.

Atomic means that once initiated, the operation executes to completion without interruption by other threads

CS6235

L7: Writing Correct Programs





# Available Atomic Functions

All but CAS take two operands (unsigned int \*address, int (or other type) val);

- atomicAdd() add val to address atomicSub() subtract val from address
- atomicExch() exchange val at address, return old value
- atomicMax() atomicInc()
- atomicDec() atomicCAS()

## Bitwise Functions:

- atomicOr()
- atomicXor()

See Appendix B11 of NVIDIA CUDA 3.2 Programming Guide



# Atomic Operations

- · Only available for devices with compute capability 1.1 or higher
- Operating on shared memory and for either 32-bit or 64-bit global data for compute capability 1.2 or higher
- 64-bit in shared memory for compute capability 2.0 or higher
- atomicAdd for floating point (32-bit) available for compute capability 2.0 or higher (otherwise, just signed and unsigned integer).

L7: Writing Correct Programs



# Synchronization Within/Across Blocks: Memory Fence Instructions void \_\_theradfence\_block():

 waits until all global and shared memory accesses made by the calling thread prior to call are visible to all threads in the thread block. In general, when a thread issues a series of writes to memory in a particular order, other threads may see the effects of these memory writes in a different order.

### void \_\_threadfence();

 Similar to above, but visible to all threads in the device for global memory accesses and all threads in the thread block for shared memory accesses.

### void \_\_threadfence\_system();


 Similar to above, but also visible to host for "page-locked" host memory accesses.

Appendix B.5 of NVIDIA CUDA Programming Manual

CS6235

L7: Writing Correct Programs





# Host-Device Transfers (implicit in synchronization discussion)

## Host-Device Data Transfers

- Device to host memory bandwidth much lower than device to device bandwidth
- 8 GB/s peak (PCI-e x16 Gen 2) vs. 102 GB/s peak (Tesla C1060)

# · Minimize transfers

 Intermediate data can be allocated, operated on, and deallocated without ever copying to host memory

# Group transfers

One large transfer much better than many small ones

Slide source: Nvidia, 2008



# Asynchronous Copy To/From Host (compute capability 1.1 and above)

# • Concept:

- Memory bandwidth can be a limiting factor on GPUs
- Sometimes computation cost dominated by copy cost
- But for some computations, data can be "tiled" and computation of tiles can proceed in parallel (some of your projects may want to do this, particularly for large data sets)
- Can we be computing on one tile while copying another?

# · Strategy:

- Use page-locked memory on host, and asynchronous copies
- Primitive cudaMemcpyAsync
- Effect is GPU performs DMA from Host Memory
- Synchronize with cudaThreadSynchronize()



# Page-Locked Host Memory

- How the Async copy works:
  - DMA performed by GPU memory controller
  - CUDA driver takes virtual addresses and translates them to physical addresses
  - Then copies physical addresses onto GPU
  - Now what happens if the host O5 decides to swap out the page???
- Special malloc holds page in place on host
  - Prevents host OS from moving the page
  - CudaMallocHost()
- But performance could degrade if this is done on lots of pages!
  - Bypassing virtual memory mechanisms



# Example of Asynchronous Data Transfer

cudaStreamCreate(&stream1);

cudaStreamCreate(&stream2);

cudaMemcpyAsync(dst1, src1, size, dir, stream1);

kernel << grid, block, 0, stream 1>>> (...);

cudaMemcpyAsync(dst2, src2, size, dir, stream2);

kernel<<<gri>d, block, 0, stream2>>>(...);

src1 and src2 must have been allocated using cudaMallocHost stream1 and stream2 identify streams associated with asynchronous call (note 4th "parameter" to kernel invocation, by default there is one stream)



# Code from asyncAPI SDK project

// allocate host memory CUDA\_SAFE\_CALL( cudaMallocHost((void\*\*)&a, nbytes) ); memset(a, 0, nbytes);

// allocate device memory
CUDA\_SAFE\_CALL( cudaMalloc((void\*\*)&d\_a, nbytes) );
CUDA\_SAFE\_CALL( cudaMemset(d\_a, 255, nbytes) );

 $\dots$  // declare grid and thread dimensions and create start and stop events

// asynchronously issue work to the GPU (all to stream 0) cudaEventRecord(start, 0); cudaMemcpyHostToDevice, 0); increment\_kernel<colocks, threads, 0, 0>>>(d\_a, value); cudaMemcpyAsync(a\_a, a, nbytes, cudaMemcpyDeviceToHost, 0); cudaMemcpyAsync(a, d\_a, nbytes, cudaMemcpyDeviceToHost, 0); cudaEventRecord(stop, 0);

// have CPU do some work while waiting for GPU to finish

// release resources
CUDA\_SAFE\_CALL( cudaFreeHost(a) );
CUDA\_SAFE\_CALL( cudaFree(d\_a) );



# More Parallelism to Come (Compute Capability 2.0)

Stream concept: create, destroy, tag asynchronous operations with stream

- Special synchronization mechanisms for streams: queries, waits and synchronize functions
- Concurrent Kernel Execution
  - Execute multiple kernels (up to 4) simultaneously
- · Concurrent Data Transfers
  - Can concurrently copy from host to GPU and GPU to host using asynchronous Memcpy

Section 3.2.6 of CUDA manual

L7: Writing Correct Program



# Debugging: Run-time functions & macros for error checking

### In CUDA run-time services,

cudaGetDeviceProperties(deviceProp &dp, d); check number, type and whether device present

In libcutil.a of Software Developers' Kit, cutComparef (float \*ref, float \*data, unsigned len);

compare output with reference from CPU implementation In cutil.h of Software Developers' Kit (with #define \_DEBUG or -D\_DEBUG compile flag),

CUDA\_SAFE\_CALL(f(<args>)), CUT\_SAFE\_CALL(f(<args>)) check for error in run-time call and exit if error detected CUT\_SAFE\_MALLOC(cudaMalloc(<args>));

similar to above, but for malloc calls
CUT\_CHECK\_ERROR("error message goes here");
check for error immediately following kernel execution and
if detected, exit with error message

CS6235

L7: Writing Correct Programs



# Summary of Lecture

- Data dependence can be used to determine the safety of reordering transformations such as parallelization
  - preserving dependences = preserving "meaning"
- In the presence of dependences, synchronization is needed to guarantee safe access to memory Synchronization mechanisms on GPUs:
- - \_\_syncthreads() barrier within a block
    Atomic functions on locations in memory across blocks
    Memory fences within and across blocks, and host page-locked memory
- More concurrent execution
  - Host page-locked memory
  - Concurrent streams
- · Debugging your code

L7: Writing Correct Programs



# Next Time

- · Control Flow
  - Divergent branches

