
L5: Memory Hierarchy Optimization III,
Data Placement, cont. and Memory
Bandwidth Optimizations


CS6235

L5: Memory Hearthy, III

1

• Next assignment available - Next three slides - Goals of assignment: - simple memory hierarchy management - block-thread decomposition tradeoff - Due Tuesday, Feb. 7, 5PM - Use handin program on CADE machines • "handin CS6235 lab2 sprobfiles"





O. Provided a. Input file b. Sample output file c. CPU implementation 1. Structure a. Compare CPU version and GPU version output [compareInt] b. Time performance of two GPU versions (see 2 & 3 below) [EventRecord] 2. GPU version 1 (partial credit if correct) implementation using global memory 3. GPU version 2 (highest points to best performing versions) use memory hierarchy optimizations from previous, current and Monday's lecture 4. Extra credit: Try two different block / thread decompositions. What happens if you use more threads versus more blocks? What if you do more work per thread? Explain your choices in a README file. Handin using the following on CADE machines, where probfile includes all files "handin cs6235 lab2 probfile>"

Overview of Lecture

- Review: Tiling for computation partitioning and fixed capacity storage
 - · Now for constant memory and registers
- · Quick look at texture memory
- First bandwidth optimization: global memory coalescing
- Reading:
 - Chapter 5, Kirk and Hwu book
 - Or, http://courses.ece.illinois.edu/ece498/al/ textbook/Chapter4-CudaMemoryModel.pdf

S6235

5: Memory Hierarchy, III



Targets of Memory Hierarchy Optimizations

- Reduce memory latency
 - The latency of a memory access is the time (usually in cycles) between a memory request and its completion
- Maximize memory bandwidth
 - Bandwidth is the amount of useful data that can be retrieved over a time interval
- Manage overhead
 - Cost of performing optimization (e.g., copying) should be less than anticipated gain


CS6235

L5: Memory Hierarchy, III

UNIVERSITY

Constant Memory Example

- · Signal recognition example:
 - Apply input signal (a vector) to a set of precomputed transform matrices
 - Compute M_1V , M_2V , ..., M_nV



Additional Detail

- Suppose each thread accesses different data from constant memory on same instruction
 - Reuse across threads?
 - · Consider capacity of constant cache and locality
 - Code transformation needed? -- tile for constant memory, constant cache
 - Cache latency proportional to number of accesses in a warp
 - No reuse?
 - · Should not be in constant memory.

L3: Memory Hierarchy, 1




"Tiling" for Registers


- A similar technique can be used to map data to registers
- Unroll-and-jam
 - Unroll outer loops in a nest and fuse together resulting inner loops
 - Equivalent to "strip-mine" followed by permutation and unrolling
- · Fusion safe if dependences are not reversed
- · Scalar replacement
 - May be followed by replacing array references with scalar variables to help compiler identify register opportunities


ccenn

L5: Memory Hierarchy, III

UNIVERSITY OF UTAH







Overview of Texture Memory

- Recall, texture cache of read-only data
- Special protocol for allocating and copying to GPU

 texture
 Type
 Dim
 ReadMode
 texRef;
 - Dim: 1, 2 or 3D objects
- Special protocol for accesses (macros)
 tex2D(<name>,dim1,dim2);
- In full glory can also apply functions to textures
- Writing possible, but unsafe if followed by read in same kernel

csesse

15



Using Texture Memory (simpleTexture project from SDK)

cudaMalloc((void**) &d_data, size); cudaChannelFormatDesc channelDesc = cudaCreateChannelDesc(32, 0, 0, 0, cudaChannelFormatKindFloat); cudaArray* cu_array; cudaMallocArray(&cu array, &channelDesc, width, height); cudaMemcpyToArray(cu_array, 0, 0, h_data, size, cudaMemcpyHostToDevice); // set texture parameters tex.addressMode[0] = tex.addressMode[1] = cudaAddressModeWrap; tex.filterMode = cudaFilterModeLinear; tex.normalized = true; cudaBindTextureToArray(tex,cu_array, channelDesc); // execute the kernel transformKernel** dimGrid, dimBlock, 0 >>>(d_data, width, height, angle); Kernel function: // declare texture reference for 2D float texture texture<float, 2, cudaReadModeElementType> tex; ... = tex2D(tex,i,j); 16 L5: Memory Hierarchy III

When to use Texture (and Surface) Memory

(From 5.3 of CUDA manual) Reading device memory through texture or surface fetching present some benefits that can make it an advantageous alternative to reading device memory from global or constant memory:

- If memory reads to global or constant memory will not be coalesced, higher bandwidth can be achieved providing that there is locality in the texture fetches or surface reads (this is less likely for devices of compute capability 2.x given that global memory reads are cached on these devices);
- Addressing calculations are performed outside the kernel by dedicated units;
- Packed data may be broadcast to separate variables in a single operation:
- 8-bit and 16-bit integer input data may be optionally converted to 32-bit floating-point values in the range [0.0, 1.0] or [-1.0, 1.0] (see Section 3.2.4.1.1).

L5: Memory Hierarchy, III

7



Memory Bandwidth Optimization

- Goal is to maximize utility of data for each data transfer from global memory
- Memory system will "coalesce" accesses for a collection of consecutive threads if they are within an aligned 128 byte portion of memory (from half-warp or warp)
- · Implications for programming:
 - Desirable to have consecutive threads in tx dimension accessing consecutive data in memory
 - Significant performance impact, but Fermi data cache makes it slightly less important

L5: Memory Hierarchy, III

18



Introduction to Global Memory Bandwidth: Understanding Global Memory Accesses

Memory protocol for compute capability 1.2* (CUDA Manual 5.1.2.1)

- Start with memory request by smallest numbered thread. Find the memory segment that contains the address (32, 64 or 128 byte segment, depending on data type)
- Find other active threads requesting addresses within that segment and coalesce
- Reduce transaction size if possible
- Access memory and mark threads as "inactive"
- Repeat until all threads *in half-warp* are serviced *Includes Tesla and GTX platforms

CS6235

L5: Memory Hierarchy, III L5: Memory Hierarchy II



Protocol for most systems (including lab6 machines) even more restrictive


- For compute capability 1.0 and 1.1
 - Threads must access the words in a segment in sequence
 - The kth thread must access the kth word


CS6235

: Memory Hierarchy, III

20







Summary of Lecture

- Tiling transformation
 - For computation partitioning
 - For limited capacity in shared memory
 - For registers
- Matrix multiply example
- Unroll-and-jam for registers
- Bandwidth optimization
 - Global memory coalescing

CS6235

rchy, III

THE UNIVERSITY OF UTAH

Next Time

- Complete bandwidth optimizations
 - Shared memory bank conflicts
 - Bank conflicts in global memory (briefly)

L5: Memory Hierarchy, III

24

