L4: Memory Hierarchy Optimization II, Locality and Data Placement, cont.

CS6235 L4: Memory Hierarchy, II



Overview of Lecture

- Review: Where data can be stored (summary)
 - And how to get it there
- · Review: Some guidelines for where to store data
 - Who needs to access it?
 - Read only vs. Read/Write
 - Footprint of data
- Slightly more detailed description of how to write code to optimize for memory hierarchy
 - More details next week
- · Reading:
 - Chapter 5, Kirk and Hwu book
 - Or, http://courses.ece.illinois.edu/ece498/al/ textbook/Chapter4-CudaMemoryModel.pdf

CS6963

1: Memory Hierarchy, II



Targets of Memory Hierarchy Optimizations

- Reduce memory latency
 - The latency of a memory access is the time (usually in cycles) between a memory request and its completion
- Maximize memory bandwidth
 - Bandwidth is the amount of useful data that can be retrieved over a time interval
- · Manage overhead
 - Cost of performing optimization (e.g., copying) should be less than anticipated gain

csedes

14: Memory Hierarchy II

UNIVERSITY

Optimizing the Memory Hierarchy on GPUs, Overview

Device memory access times non-uniform so data placement significantly affects performance.

 But controlling data placement may require additional copying, so consider overhead.

Optimizations to increase memory bandwidth. Idea: maximize utility of each memory access.

- Coalesce global memory accesses
- Avoid memory bank conflicts to increase memory access parallelism
- Align data structures to address boundaries

CS6963

Today's

L4: Memory Hierarchy, II


U iii

Reuse and Locality · Consider how data is accessed – Data reuse: · Same data used multiple times • Intrinsic in computation - Data locality: · Data is reused and is present in "fast memory" · Same data or same data transfer • If a computation has reuse, what can we do to get


locality?


CS6963


· Appropriate data placement and layout Code reordering transformations




Mechanics of Using Shared Memory • __shared__ type qualifier required · Must be allocated from global/device function, or as "extern" __global__ void compute2() { Examples: __shared__ float d_s_array[M]; extern __shared__ float d_s_array[]; // create or copy from global memory d_s_array[j] = ...; /* a form of dynamic allocation */ //synchronize threads before use /* MEMSIZE is size of per-block */ /* shared memory*/ __syncthreads(); ... = d_s_array[x]; // now can use any element _host__ void outerCompute() { compute<<<gs,bs>>>(); // more synchronization needed if updated // may write result back to global memory global void compute() { d_s_array[i] = ...; d_g_array[j] = d_s_array[j];









Legality of Tiling

- Tiling is safe only if it does not change the order in which memory locations are read/written
 - We'll talk about correctness after memory hierarchies
- Tiling can conceptually be used to perform the decomposition into threads and blocks
 - We'll show this later, too

L4: Memory Hierarchy, II



A Few Words On Tiling


- Tiling can be used hierarchically to compute partial results on a block of data wherever there are capacity limitations
 - Between grids if total data exceeds global memory capacity
 - To partition computation across blocks and threads
 - Across thread blocks if shared data exceeds shared memory capacity
 - Within threads if data in constant cache exceeds cache capacity or data in registers exceeds register capacity or (as in example) data in shared memory for block still exceeds shared memory capacity

CS6963

L4: Memory Hierarchy,

13







Textbook Shows Tiling for Limited Capacity Shared Memory


- Compute Matrix Multiply using shared memory accesses
- · We'll show how to derive it using tiling


L4: Memory Hierarchy,


UNIVERSITY OF UTAH














```
What Does this Look Like in CUDA
#define TI 32
#define TJ 32
dim3 dimGrid(Width/TI, Width/TJ);
                                                         Block and thread
                                                         loops disappear
dim3 dimBlock(TI,TJ);
matMult<<<dimGrid,dimBlock>>>(M,N,P);
  _global__ matMult(float *M, float *N, float *P) {
     ii = blockIdx.x; jj = blockIdx.y;
     i = threadIdx.x; j = threadIdx.y;
                                                           Tiling for shared
     double sum = 0:
                                                           memory,
next slides
      for (int kk = 0; kk < Width; kk+=TK) {
       for (int k = kk; k < kk+TK; k++)
         sum += M[(ii*TI+i)*Width+k] *
N[k*Width+jj*TJ+j];
                                                Array accesses to global memory
                                                are "linearized"
       P[(ii*TI+i)*Width+jj*TJ+j] = sum;
                                                                 UNIVERSITY
```

```
What Does this Look Like in CUDA
#define TI 32
#define TJ 32
#define TK 32
  global matMult(float *M, float *N, float *P) {
      ii = blockIdx.x; jj = blockIdx.y;
     i = threadIdx.x; j = threadIdx.y;
__shared__ Ms[TI][TK], Ns[TK][TJ];
      for (int kk = 0; kk < Width; kk+=TK) {
                                                                       Tiling for shared
           Ms[j][i] = M[(ii*TI+i)*Width+TJ*jj*j+kk);
Ns[j][i] = N[(ii*TI+i+kk)*Width+TJ*jj*j];
__syncthreads();
                                                                       memory
           for (int k = kk; k < kk+TK; k++)
            sum += Ms[k%TK][i] * Ns[j][k%TK];
           __synchthreads();
       P[(ii*TI+i)*Width+jj*TJ+j] = sum;
L4: Memory Hierarchy, II
                                                                               UNIVERSITY
OF LITAH
```

CUDA Code - Kernel Execution Configuration

```
// Setup the execution configuration
dim3 dimBlock(BLOCK_SIZE, BLOCK_SIZE);
dim3 dimGrid(N.width / dimBlock.x,
          M.height / dimBlock.y);
```

For very large N and M dimensions, one will need to add another level of blocking and execute the second-level blocks sequentially.

DIA and Wen-mei W. Hwu, 2007 ersity of Illinois, Urbana-Champaign



CUDA Code - Kernel Overview

```
// Block index
int bx = blockIdx.x;
int by = blockIdx.y;
// Thread index
int tx = threadIdx.x;
int ty = threadIdx.y;
// Pvalue stores the element of the block sub-matrix
// that is computed by the thread
float Pvalue = 0;
// Loop over all the sub-matrices of M and N
// required to compute the block sub-matrix
for (int m = 0; m < M.width/BLOCK_SIZE; ++m) {
   code from the next few slides };</pre>
```

David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 £ 498AL, University of Illinois, Urbana-Champaign

CUDA Code - Load Data to Shared Memory

```
// Get a pointer to the current sub-matrix Msub of M
Matrix Msub = GetSubMatrix(M, m, by);
// Get a pointer to the current sub-matrix Nsub of N \,
Matrix Nsub = GetSubMatrix(N, bx, m);
__shared__ float Ms[BLOCK_SIZE][BLOCK_SIZE];
__shared__ float Ns[BLOCK_SIZE][BLOCK_SIZE];
// each thread loads one element of the sub-matrix
Ms[ty][tx] = GetMatrixElement(Msub, tx, ty);
// each thread loads one element of the sub-matrix
Ns[ty][tx] = GetMatrixElement(Nsub, tx, ty);
```

avid Kirk/NVIDIA and Wen-mei W. Hwu, 2007 498AL, University of Illinois, Urbana-Champaign L4: Memory Hierarchy, II

CUDA Code - Compute Result

```
// Synchronize to make sure the sub-matrices are loaded
// before starting the computation
__syncthreads();
// each thread computes one element of the block sub-matrix
for (int k = 0; k < BLOCK SIZE; ++k)
     Pvalue += Ms[ty][k] * Ns[k][tx];
// Synchronize to make sure that the preceding
// computation is done before loading two new
// sub-matrices of M and N in the next iteration
__syncthreads();
```



CUDA Code - Save Result

```
// Get a pointer to the block sub-matrix of P
Matrix Psub = GetSubMatrix(P, bx, by);
// Write the block sub-matrix to device memory;
// each thread writes one element
SetMatrixElement(Psub, tx, ty, Pvalue);
```

This code should run at about 150 Gflops on a GTX or Tesla.

State-of-the-art mapping (in CUBLAS 3.2 on C2050) yields just above 600 Gflops. Higher on GTX480.

Derivation of code in text

- TI = TJ = TK = "TILE_WIDTH"
- · All matrices square, Width x Width
- Copies of M and N in shared memory
- TILE WIDTH x TILE WIDTH
- "Linearized" 2-d array accesses: a[i][j] is equivalent to a[i*Row + j]
- Each SM computes a "tile" of output matrix P from a block of consecutive rows of M and a block of consecutive columns of N
 - dim3 Grid (Width/TILE_WIDTH, Width/TILE_WIDTH);
- dim3 Block (TILE_WIDTH, TILE_WIDTH)
- Then, location P[i][j] corresponds to
 P [by*TILE_WIDTH+ty] [bx*TILE_WIDTH+tx] or
 P[Row][Col]

L5: Memory Hierarchy, III



Final Code (from text, p. 87)

```
__global__void MatrixMulKernel (float *Md, float *Nd, float *Pd, int Width) {
1. __shared__ float Mds [TILE_WIDTH] [TILE_WIDTH];
2. __shared__ float Nds [TILE_WIDTH] [TILE_WIDTH];
3 & 4. int bx = blockldx x: int by = blockldx y: int tx = threadldx x: int ty = threadldx y:
//Identify the row and column of the Pd element to work on
5 & 6. int Row = by * TILE_WIDTH + ty; int Col = bx * TILE_WIDTH + tx;
          float Pvalue = 0:
// Loop over the Md and Nd tiles required to compute the Pd element
          for (int m=0; m < Width / TILE_WIDTH; ++m) {
// Collaborative (parallel) loading of Md and Nd tiles into shared memory
              Mds [ty] [tx] = Md [Row*Width + (m*TILE_WIDTH + tx)];
             Nds [ty] [tx] = Nd [(m*TILE_WIDTH + ty)*Width + Col];
             _syncthreads(); // make sure all threads have completed copy bef for (int k = 0; k < TILE_WIDTH; ++k) // Update Pvalue for TKxTK tiles in Mds and Nds
11.
                                                          // make sure all threads have completed copy before calculation
12
                Pvalue += Mds [ty] [k] * Nds [k] [tx];
14.
               _syncthreads();
                                                         // make sure calculation complete before copying next tile
           } // m loop
           Pd [Row*Width + Col] = Pvalue;
                                                  L5: Memory Hierarchy, III
                                                                                                         UNIVERSITY
```

Matrix Multiply in CUDA

- · Imagine you want to compute extremely large matrices.
 - That don't fit in global memory
- This is where an additional level of tiling could be used, between grids

L4: Memory Hierarchy, II



Summary of Lecture

- How to place data in shared memory
- Introduction to Tiling transformation
 - For computation partitioning
 - For limited capacity in shared memory
- Matrix multiply example

CS6963 L4: Memory Hierarchy, II 33 UNIVERSITY OF UTAH

Next Time

- Complete this example
 - Also, registers and texture memory
- Reasoning about reuse and locality
- Introduction to bandwidth optimization

C56963 L4: Memory Hierarchy, II 34 UNIVERSITY OF UTAH