

Outline	What is an Execution Model? • Parallel programming model - - Software technology for expressing parallel algorithms that target parallel hardware - - Consists of programming languages, libraries, annotations, - - Defines the semantics of software constructs running on provide the demonstructs running on provide			
 Execution Model Host Synchronization Single Instruction Multiple Data (SIMD) 				
Multithreading Scheduling instructions for SIMD, multithreaded multiprocessor How it all comes together	 Parallel execution model Exposes an abstract view of <i>hardware execution</i>, generalized to a class of architectures. Answers the broad question of how to structure and name 			
• Reading:	 ata and instructions and how to interrelate the two. Allows humans to reason about harnessing, distributing, and controlling concurrency 			
Ch 3 in Kirk and Hwu, <u>http://courses.ece.illinois.edu/ece498/al/textbook/Chapter3-CudaThreadingModel.pdf</u> Ch 4 in Nvidia CUDA Programming Guide	 Today's lecture will help you reason about the target architecture while you are developing your code How will code constructs be mapped to the hardware? 			

CS6235

UNIVERSITY OF UTAH

UNIVERSITY OF UTAH

L2: Hardware Overvie





	Host Blocking: Common Examples				
•	How do you guarantee the GPU is done and results are ready?				
•	Timing example (excerpt from simpleStreams in CUDA SDK):				
	cudaEvent_t start_event, stop_event; cudaEventCreate(&start_event); cudaEventCreate(&stop_event); cudaEventRecord(start_event, 0); init_array<< blocks, threads>>>(d_a, d_c, niterations); cudaEventRecord(stop_event, 0); cudaEventSynchronize(stop_event); 				
• A bunch of runs in a row example (excerpt from transpose in					
	CUDA SDK)				
	<pre>for (int i = 0; i < numIterations; ++i) { transpose<<< grid, threads >>>(d_odata, d_idata, size_x, size_y); }</pre>				
	cudaThreadSynchronize();				
	CS6235 L2: Hardware Overview				

Predominant Control Mechanisms:								
Some definitions								
Name	Meaning	Examples						
Single Instruction, Multiple Data (SIMD)	A single thread of control, same computation applied across "vector" elts	Array notation as in Fortran 95: A[1:n] = A[1:n] + B[1:n] Kernel fns w/in block: compute<						
Multiple Instruction, Multiple Data (MIMD)	Multiple threads of control, processors periodically synch	OpenMP parallel loop: forall (i=0; i <n; i++)<br="">Kernel fns across blocks compute<<<gs,bs,msize>>></gs,bs,msize></n;>						
Single Program,	Program, Multiple threads of control, but each processor executes	Processor-specific code:						
(SPMD)		if (\$threadIdx.x == 0) {						
	same code	}						
C56235	L2: Hardware Overview							





















Warp

(Instruction Stream)





L2: Hardware Overview

UNIVERSITY







7













Sum	mary of Lectu	Ire		What's Coming
 SIMT = SIMD+SPMD SIMD execution model within a warp, and conceptually within a block MIMD execution model across blocks Multithreading of SMs used to hide memory latency Motivation for lots of threads to be concurrently active Scoreboarding used to track warps ready to avacute 			• Next fe – Correc – Manag – Next c	w lectures: tness of parallelization ing the memory hierarchy assignment
CS6235	35 L2: Hardware Overview		CS6235	36 L2: Hardware Overview