CS4961 Parallel Programming	<u>Homework 1: Parallel Programming Basics</u> Due before class, Thursday, August 30 Turn in electronically on the CADE machines using the handin program: "handin cs4230 hw1 <probfile>"</probfile>
Lecture 4: Memory Systems and Introduction to Threads (Pthreads and OpenMP) Mary Hall August 30, 2012	<ul> <li>Problem 1: (from today's lecture) We can develop a model for the performance behavior from the versions of parallel sum in today's lecture based on sequential execution time S, number of threads T, parallelization overhead O (fixed for all versions), and the cost B for the barrier or M for each invocation of the mutex. Let N be the number of elements in the list. For version 5, there is some additional work for thread 0 that you should also model using the variables above. (a) Using these variables, what is the execution time of valid parallel versions 2, 3 and 5; (b) present a model of when parallelization is profitable for version 3; (c) discuss how varying T and N impact the relative profitability of versions 3 and 5.</li> </ul>
08/30/2012 CS4230 1	08/30/2012 CS4230 2 UNIVERSIT

Homework 1	<u>l: Parallel Program</u>	<u>mming Basics</u>
• Problem 2: (#1.3 the tree-structu Assume the numb	in textbook): Try to wr red global sum illustrat per of cores is a power	rite pseudo-code for ed in Figure 1.1. of two (1, 2, 4, 8,).
Hints: Use a vari should send its as should start with iteration. Also u determine which core. It should s after each iterat divisor = 0 an adds, while 1 sen core differen so 0 and 1 are pa	able divisor to deter in or receive and add. the value 2 and be dou se a variable core dif core should be partner tart with the value 1 ar ion. For example, in th nd 1 % divisor = 1, ds. Also in the first ite ce = 1 and 1 - core ired in the first iterati	mine whether a core The divisor bled after each ference to ed with the current id also be doubled e first iteration 0 % so O receives and ration 0 + difference = 0, on.
08/30/2012	CS4230	3 UNIVERSI OF UTAH



# Due before class, Thursday, September 6 Objective: Begin thinking about architecture mapping issues Turn in electronically on the CADE machines using the handin program: "handin cs4230 hw2 <probfile>" • Problem 1: (2.3 in text) [Locality] • Problem 2: (2.8 in text) [Caches and multithreading] Problem 3: [Amdah's Law] A multiprocessor consists of 100 processors, each capable of a peak execution rate of 20 Gflops. What is performance of the system as measured in Gflops when 20% of the code is sequential and 80% is parallelizable? Problem 4: (2.16 in text) [Parallelization scaling]

Problem 5: [Buses and crossbars] Suppose you have a computation that uses two vector inputs to compute a vector output, where each vector is stored in consecutive memory locations. Each input and output location is unique, but data is loaded/stored from cache in 4-word transfers. Suppose you have P processors and N data elements, and execution time is a function of time L for a load from memory and time C for the computation. Compare parallel execution time for a shared memory architecture with a bus (Nehalem) versus a full crossbar (Niagara) from Lecture 3, assuming a write back cache that is larger than the data footprint.

CS4230

Homework 2: Mapping to Architecture

08/30/2012

5 UNIVERSITY

## Reading for Today

- Chapter 2.4-2.4.3 (pgs. 47-52)
- 2.4 Parallel Software
- Caveats
- · Coordinating the processes/threads
- Shared-memory
- Chapter 4.1-4.2 (pgs. 151-159)
- 4.0 Shared Memory Programming with Pthreads
- · Processes, Threads, and Pthreads
- Hello, World in Pthreads
- Chapter 5.1 (pgs. 209-215)
- 5.0 Shared Memory Programming with OpenMP
- Getting Started

6 UNIVERSITY 08/30/2012 CS4230







_ <u>Ca</u>	iche	coherence		
		y0 privately owned by Co y1 and z1 privately owne	ore 0 d by Core 1	
x	= 2;	/* shared variable */		
Т	Time	Core 0	Core 1	
	0	y0 = x;	y1 = 3*x;	
	1	x = 7;	Statement(s) not involving x	
	2	Statement(s) not involving x	z1 = 4*x;	
y( y z	0 eve 1 eve 1 = ??	ntually ends up = 2 ntually ends up = 6 ??		
0332220	1012		11	e Niversity F utah

#### Snooping Cache Coherence

- The cores share a bus.
- Any signal transmitted on the bus can be "seen" by all cores connected to the bus.
- When core 0 updates the copy of x stored in its cache it also broadcasts this information across the bus.
- $\bullet$  If core 1 is "snooping" the bus, it will see that x has been updated and it can mark its copy of x as invalid.

0333032012

12 UNIVERSITY











#### Overview of POSIX Threads (Pthreads) Programming with Threads Several thread libraries, more being created POSIX: Portable Operating System Interface for UNIX PThreads is the POSIX Standard - Interface to Operating System utilities - Relatively low level - Programmer expresses thread management and coordination PThreads: The POSIX threading interface - System calls to create and synchronize threads - Programmer decomposes parallelism and manages schedule - Should be relatively uniform across UNIX-like OS - Portable but possibly slow Most widely used for systems-oriented code, and also used for some kinds of application code platforms OpenMP is newer standard • PThreads contain support for -Higher-level support for scientific programming on shared memory architectures - Creating parallelism Programmer identifies parallelism and data properties, and guides scheduling at a high level - Synchronizing No explicit support for communication, because shared memory is implicit; a pointer to shared data is passed to a thread - System decomposes parallelism and manages schedule - Arose from a variety of architecture-specific pragmas Slide source: Jim Demmel and Kathy Yelick 08/30/2012 CS4230 UNIVERSIT 08/30/2012 CS4230 21 08/30/2012 22 UNIVERSITY













Explicit Synchronization: Creating and Initializing a Barrier	Mutexes (aka Locks) in Pthreads
<ul> <li>To (dynamically) initialize a barrier, use code similar to this (which sets the number of threads to 3): pthread_barrier_t b; pthread_barrier_init(&amp;b,NULL,3);</li> <li>The second argument specifies an object attribute; using NULL yields the default attributes.</li> <li>To wait at a barrier, a process executes: pthread_barrier_wait(&amp;b);</li> <li>This barrier could have been statically initialized by assigning an initial value created using the macro PTHREAD_BARRIER_INITIALIZER(3).</li> </ul>	<ul> <li>To create a mutex: #include <pthread.h> pthread_mutex_t amutex = PTHREAD_MUTEX_INITIALIZER; pthread_mutex_init(&amp;amutex, NULL);</pthread.h></li> <li>To use it: int pthread_mutex_lock(amutex); int pthread_mutex_unlock(amutex);</li> <li>To deallocate a mutex int pthread_mutex_destroy(pthread_mutex_t *mutex);</li> <li>Multiple mutexes may be held, but can lead to deadlock: thread1 thread2 lock(a) lock(b) lock(b) lock(a)</li> </ul>
Slide source: Jim Demmel and Kathy Yelick 08/30/2012 CS4230 31	Slide source: Jim Demmel and Kathy Yelick 08/30/2012 CS4230 32







<ul> <li>Pragmas are</li> </ul>	special preprocessor	instructions.
<ul> <li>Typically add aren't part of</li> </ul>	led to a system to allo f the basic C specific	ow behaviors that ation.
• Compilers th	at don't support the p	oragmas ignore them
• The interpre - They modif - This could I	tation of OpenMP pro y the statement immediat be a compound statement	agmas tely following the pragm such as a loop
	#pragma omp	

Parallel programs often employ two types of data	<pre>// shared, globals</pre>
<ul> <li>Shared data, visible to all threads, similarly named</li> </ul>	<pre>int bigdata[1024];</pre>
<ul> <li>Private data, visible to a single thread (often stack-allocated)</li> </ul>	<pre>void* foo(void* bar) {</pre>
PThreads:	<pre>int tid;</pre>
<ul> <li>Global-scoped variables are shared</li> </ul>	#pragma omp parallel \
<ul> <li>Stack-allocated variables are private</li> </ul>	<pre>shared ( bigdata ) \</pre>
OpenMP:	private ( tid )
<ul> <li>shared variables are shared</li> </ul>	£
<ul> <li>private variables are private</li> </ul>	/* Calc. here */
<ul> <li>Default is shared</li> </ul>	}
<ul> <li>Loop index is private</li> </ul>	,

OpenMP dire (also Fortrar	ctive format C <u>n and C++ binding</u>	as)
• Pragmas, forma	1†	
#pragma omp C line	lirective_name [ clause	[ clause ] ] new-
Conditional compilation	on	
#ifdef _OPENMP block, e.g., printf("%d a	avail.processors\n",omp_(	get_num_procs());
#endif		
Case sensitive		
<ul> <li>Include file for library</li> </ul>	routines	
#ifdef _OPENMP		
<pre>#include <omp.< pre=""></omp.<></pre>	h>	
#endif		
08/30/2012	CS4230	40 UNIVERSIT















OpenMP Synchronization		Summary of	f Lecture	
• Implicit barrier		• OpenMP, data-p	arallel constructs only	/
- At beginning and end of parallel constructs		- Task-parallel constructs later		
- At end of all other control constructs		• What's good?		
- Implicit synchronization can be removed with nowait clause		<ul> <li>Small changes are required to produce a parallel program from sequential (parallel formulation)</li> </ul>		
<ul> <li>Explicit synchronization</li> </ul>		- Avoid having to	express low-level mapping	g details
-critical		- Portable and scalable, correct on 1 processor		
-atomic		• What is missing	?	
		<ul> <li>Not completely natural if want to write a parallel code from scratch</li> </ul>		
		<ul> <li>Not always possible to express certain common parallel constructs</li> </ul>		
		- Locality management		
		- Control of perf	ormance	
08/30/2012 CS4230		08/30/2012	CS4230	50 THE UNIVER