CS4230 Paralle	I Programming	3	<u>Homework</u> Due before class, Turn in electronico program: "handi	1: Parallel Progra Thursday, August 30 ally on the CADE machiu n cs4230 hw1 <probfile< th=""><th>mming Basics</th></probfile<>	mming Basics
Lectu Introduction Archite	re 3: to Parallel ctures		<ul> <li>Problem 1: (from for the performa sum in today's lea number of thread all versions), and invocation of the in the list. For v thread 0 that yo above. (a) Using of valid parallel v</li> </ul>	today's lecture) We ca ance behavior from the cture based on sequent ds T, parallelization ove the cost B for the bar mutex. Let N be the r ersion 5, there is some u should also model usin these variables, what i cersion 2, 3 and 5; (b)	n develop a model versions of parallel ial execution time S, rhead O (fixed for rier or M for each number of elements additional work for g the variables s the execution time present a model of
Mary August 2	Hall 8, 2012		how varying T an versions 3 and 5.	d N impact the relative	profitability of
08/28/2012 CS	4230	1	08/23/2012	CS4230	

Homework 1	<u>: Parallel Progran</u>	nming Basics
<ul> <li>Problem 2: (#1.3 the tree-structure Assume the numb</li> </ul>	in textbook): Try to wr ed global sum illustrate er of cores is a power c	ite pseudo-code for ed in Figure 1.1. of two (1, 2, 4, 8,).
Hints: Use a vari should send its su should start with iteration. Also us determine which core. It should s after each iterat divisor = 0 ar adds, while 1 send core different so 0 and 1 are pai	able divisor to detern im or receive and add. the value 2 and be doul is a variable core diffi- core should be partnere tart with the value 1 an ion. For example, in the d1 % divisor = 1, % ls. Also in the first iter ce = 1 and 1 - core red in the first iteration	nine whether a core The divisor bled after each ference to ad with the current d also be doubled e first iteration 0 % so 0 receives and ration 0 + difference = 0, m.
08/23/2012	CS4230	3 U THE UNIVERSITY OF UTAH

<ul> <li>Some types of parallel architectures <ul> <li>Shared memory</li> <li>Distributed memory</li> </ul> </li> <li>These platforms are things you will probably us <ul> <li>CADE Lab1 machines (Intel Nehalem i7)</li> <li>Sun Ultrasparc T2 (water, next assignment)</li> <li>Nvidia GTX260 GPUs in Lab1 machines</li> </ul> </li> </ul>	Some types of parallel architectures - Shared memory - Distributed memory These platforms are things you will probably us - CADE Lab1 machines (Intel Nehalem i7) - Sun Ultrasparc T2 (water, next assignment) - Nvidia GTX260 GPUs in Lab1 machines Sources for this lecture: - Textbook - Jim Demmel, UC Berkeley - Notes on various architectures	<ul> <li>Flynn's Taxor</li> </ul>	ıomy	
<ul> <li>These platforms are things you will probably us</li> <li>- CADE Lab1 machines (Intel Nehalem i7)</li> <li>- Sun Ultrasparc T2 (water, next assignment)</li> <li>- Nvidia GTX260 GPUs in Lab1 machines</li> </ul>	These platforms are things you will probably us - CADE Lab1 machines (Intel Nehalem i7) - Sun Ultrasparc T2 (water, next assignment) - Nvidia GTX260 GPUs in Lab1 machines Sources for this lecture: - Textbook - Jim Demmel, UC Berkeley - Notes on various architectures	• Some types of - Shared mer - Distributed	of parallel architectur <sup>nory</sup> 1 memory	res
	Sources for this lecture: - Textbook - Jim Demmel, UC Berkeley - Notes on various architectures	• These platfo - CADE Lab1 - Sun Ultrasp - Nvidia GTX	rms are things you wil machines (Intel Nehalem barc T2 (water, next assig 260 GPUs in Lab1 machine	ll probably use i7) gnment) es
<ul> <li>Sources for this lecture:</li> <li>Textbook</li> <li>Jim Demmel, UC Berkeley</li> <li>Notes on various architectures</li> </ul>		<ul> <li>Sources for</li> <li>Textbook</li> <li>Jim Demme</li> <li>Notes on vo</li> </ul>	this lecture: 1, UC Berkeley arious architectures	











How Does a Pa on this Further	rallel Architec ?	ture Improve
<ul> <li>Computation and processor on a sundarity storage</li> </ul>	data partitioniı ıbset of data tl	ng focus a single nat can fit in
<ul> <li>Can achieve performance</li> <li>processors</li> </ul>	ormance gains v	with simpler
<ul> <li>Even if individ reduced, thro</li> </ul>	ual processor p ughput can be i	erformance is ncreased
<ul> <li>Complements inst techniques</li> </ul>	truction-level p	arallelism
• Multiple threa	ds operate on a	distinct data
• Exploit ILP wi	thin a thread	
08/28/2012	CS4230	11 UNIVERSIT



Name	Meaning	Examples
Single Instruction, Multiple Data (SIMD)	A single thread of control, same computation applied across "vector" elts	Array notation as in Fortran 90: A[1:n] = A[1:n] + B[1:n]
Multiple Instruction, Multiple Data (MIMD)	Multiple threads of control, processors periodically synch	Parallel loop: forall (i=0; i <n; i++)<="" td=""></n;>
Single Program, Multiple Data (SPMD)	Multiple threads of control, but each processor executes same code	Processor-specific code: if (\$myid == 0) { }

organizations	ses of parallel	architecture
• Shared memory r	nultiprocessor d	architectures
<ul> <li>A collection of a memory system.</li> </ul>	utonomous process	sors connected to a
<ul> <li>Supports a globa can access each</li> </ul>	Il address space wl memory location.	here each processor
<ul> <li>Distributed mem</li> </ul>	ory architectur	es
<ul> <li>A collection of a interconnect.</li> </ul>	utonomous system	s connected by an
<ul> <li>Each system has processors must</li> </ul>	its own distinct a explicitly commun	ddress space, and licate to share data.
<ul> <li>Clusters of PCs of is the most common</li> </ul>	connected by comm non example.	nodity interconnect
08/28/2012	CS4230	

Programming Shared Memory Architectures A shared-memory program is a collection of threads of control. • Threads are created at program start or possibly dynamically • Each thread has private variables, e.g., local stack variables • Also a set of shared variables, e.g., static variables, shared common blocks, or global heap.

• Threads communicate implicitly by writing and reading shared variables.

• Threads coordinate through locks and barriers implemented using shared variables.





- A distributed-memory program consists of named processes. • Process is a thread of control plus local address space -- NO
- shared data.

- · Logically shared data is partitioned over local processes.
- Processes communicate by explicit send/receive pairs
- Coordination is implicit in every communication event.





More on Neha	lem and Lab1 ma	<u>chines ILP</u>
<ul> <li>Target users are ge</li> <li>Personal use</li> <li>Games</li> <li>High-end PCs in</li> <li>Support for SSE 4.</li> <li>8-way hyperthread</li> <li>multiscalar executii</li> <li>out-of-order execution</li> <li>usual branch predict</li> </ul>	eneral-purpose clusters 2 SIMD instruction set ing (executes two three on (4-way issue per three tion tion, etc.	t ads per core) ead)
08/28/2012	CS4230	18 UNIVERSITY OF UTAH

Mei Cont	mory troller	Mei	mory troller	Mer	nory troller	Mei Con	mory troller
512KB L2 Cache							
Proc							
FPU							

More on Nic	gara	
<ul> <li>Target applications</li> <li>Characterization:         <ul> <li>Floating point?</li> <li>Array-based co</li> </ul> </li> <li>Support for VIS 2.</li> <li>64-way multithread</li> </ul>	are server-class, busi mputation? O SIMD instruction se ling (8-way per proces:	ness operations et sor, 8 processors)
08/28/2012	CS4230	20 UNIVERSIT

Shared Memory Arch Lab1 has Nvidia GTX	itecture 3: GPUs <u>260 accelerators</u>	Jaguar Sup	ercomputer	
24 Multiprocessors, with 8	Device			
SIMD processors per	Multiprocessor 23	STREET, OL STREET, ST.	the statement of a st	Contraction of the local division of the loc
multiprocessor	Multiprocessor 2	and the second	of the second second	C C C C C C C C C C C C C C C C C C C
<ul> <li>SIMD Execution of warpsize threads (from single block)</li> </ul>	Multiprocessor 0			THE MAN
<ul> <li>Multithreaded Execution across different instruction streams</li> </ul>	Shared Memory Registers Registers Registers Registers	TA	V G P M	IIII
Complex and largely programmer-controlled memory hierarchy	Image: Constant         Image: Constant           Processor 0         Processor 2         Processor 7           Image: Constant         Constant           Constant         Constant			
<ul> <li>Shared Device memory</li> </ul>	Texture	Peak perfor	rmance of 2.33 Petaflo	ps
<ul> <li>Per-multiprocessor "Shared memory"</li> </ul>		224,256 AM	D Opteron cores	-
<ul> <li>Some other constrained memories (constant and texture memories/caches)</li> </ul>	Device memory	http://www.olc	f.ornl.gov/computing-resourc	:es/jaguar/
No standard data cache     08/28/2012     CS4230	21 UNIVERSITY OF UTAH	08/28/2012	CS4230	22 UNIVERSITY OF UTAH



	Shared I Ea <u>ch So</u>	Memory . cket is a	Architec 12-core	ture 3: <u>2 AMD O</u>	<u>pteron I</u>	<u>stanbu</u> l
	64KB L1 Data Cach 64KB L1	64KB L1 Data Cach 64KB L1	64KB L1 Data Cach 64KB L1	64KB L1 Data Cach 64KB L1	64KB L1 Data Cach 64KB L1	64KB L1 Data Cache 64KB L1
	Instr Cach	Instr Cach	Instr Cach	Instr Cach	Instr Cach	Instr Cache
	Proc	Proc	Proc	Proc	Proc	Proc
	512 KB L2 Unified Cache	512 KB L2 Unified Cache	512 KB L2 Unified Cache	512 KB L2 Unified Cache	512 KB L2 Unified Cache	512 KB L2 Unified Cache
K	Hyper Transport Link (Interconnect)					
	Shared 6MB L3 Cache					
	8 GB N	Main Memory (	DDR3 Interfac	:e)		
	08/28/2012		CS423	30	24	UNIVERSITY OF UTAH



Brief Discussio	on					
• Why is it good architectures?	to have differe	nt parallel				
- Some may be l domains	better suited for	specific application				
- Some may be l community	better suited for	a particular				
- Cost						
- Explore new ic	deas					
<ul> <li>And different programming models/ languages?</li> </ul>						
- Relate to arch	- Relate to architectural features					
- Application do exploring new	mains, user commi ideas	unity, cost,				
08/28/2012	CS4230	27 UNIVERSIT				

7