

Machine Model

...

Java Virtual Machine

C

Operating System

Memory Hierarchy

Instruction Set Architecture

Hardware

Machine Model

...

Java Virtual Machine

C

Operating System


Memory Hierarchy

ISA ▶

Instruction Set Architecture

Hardware

Machine Model



Instructions

```
pushq %rbx
movq %rdx, %rbx
call mult2
movq %rax, (%rbx)
popq %rbx
ret
```

Instructions

Assembly instructions

```
pushq %rbx
movq %rdx, %rbx
call mult2
movq %rax, (%rbx)
popq %rbx
ret
```

Instructions

Assembly instructions

```
pushq %rbx
movq %rdx, %rbx
call mult2
movq %rax, (%rbx)
popq %rbx
ret
```

Machine instructions

```
53
48 89 d3
e8 00 00 00 00
48 89 03
5b
c3
```

Example ISAs

x86 and x86-64 — desktop and server

ARM — mobile

IA64 (Itanium)

SPARC

MIPS

POWER (PowerPC)

HPPA

680x0 (Motorola)

6502 (Motorola)

x86-64 Family History

1978: Intel 8086 and 80286

- 16-bit words

1980s: Intel 80386 and 486

- 32-bit words

1990s: Intel Pentium, AMD K5 and K6

- Still 32-bit words

2000s: AMD Athlon 64, Intel Core

- 64-bit words

Backward compatibility maintained for nearly 40 years!

Debate of the (Past) Century

CISC

complex instruction set

- Directly provide common operations
- Mixed instruction sizes; common things are compact

x86

RISC

reduced instruction set

- Provide simple and uniform primitives
- Similarly simple and uniform encoding

SPARC

MPIS

POWER

ARM

Debate of the (Past) Century

CISC

complex instruction set

- Directly provide common operations
- Mixed instruction sizes; common things are compact

RISC

reduced instruction set

- Provide simple and uniform primitives
- Similarly simple and uniform encoding

x86

CISC

SPARC

MPIS

POWER

ARM

Debate of the (Past) Century

CISC

complex instruction set


- Directly provide common operations
- Mixed instruction sizes; common things are compact

RISC

reduced instruction set

- Provide simple and uniform primitives
- Similarly simple and uniform encoding

x86



SPARC

MPIS

POWER

ARM

Debate of the (Past) Century

CISC


complex instruction set

- Directly provide common operations
- Mixed instruction sizes; common things are compact


RISC

reduced instruction set


- Provide simple and uniform primitives
- Similarly simple and uniform encoding




Machine Code View



immediate, specially-named memory e.g., `%rbx`




immediate, specially-named memory e.g., `%rbx`



address of next instruction a.k.a. `%rip`


immediate, specially-named memory e.g., `%rbx`



address of next instruction a.k.a. `%rip`

status of recent arithmetic or comparison e.g., `cmpq $0x5, %rdi`

immediate, specially-named memory e.g., `%rbx`




address of next instruction a.k.a. `%rip`

byte-addressable

status of recent arithmetic or comparison e.g., `cmpq $0x5, %rdi`

Machine Code View



Instruction categories:

- **Arithmetic:** perform arithmetic on register or memory
- **Data:** transfer data between memory and registers
- **Control:** make program counter jump, (un)conditionally

Turning C into Machine Code

```
$ gcc -Og p1.c p2.c -lc -o p  
$ ./p
```

text

C: p1.c and p2.c

↓ **compiler:** gcc -Og -S

text

Assembly: p1.s and p2.s

↓ **assembler:** gcc or as

binary

Object: p1.o and p2.o

Library: libc.a

↓ **linker:** gcc or ld

binary

executable: p

C-to-Machine Example

```
long mult2(long a, long b);  
  
void multstore(long x, long y, long *dest) {  
    long t = mult2(x, y);  
    *dest = t;  
}
```

[Copy](#)

```
$ gcc -S -Og multstore.c
```



```
pushq %rbx  
movq %rdx, %rbx  
call mult2  
movq %rax, (%rbx)  
popq %rbx  
ret
```



```
53  
48 89 d3  
e8 00 00 00 00  
48 89 03  
5b  
c3
```

```
$ gcc -c multstore.s or gcc -c -Og multstore.c  
$ objdump -d multstore.o
```

Link

```
#include <stdio.h>
void multstore(long x, long y, long *dest);

long mult2(long a, long b) {
    return a*b;
}

int main() {
    long r;
    multstore(2, 3, &r);
    printf("%ld\n", r);
    return 0;
}
```

[Copy](#)

```
$ gcc -c -Og main.c
```

```
$ gcc -o m main.o multstore.o
```

```
$ ./m
```

```
$ objdump -d m
```

Data Formats

An assembly instruction's suffix indicates the size of the operand

Example: `movq` moves a “quad” word

Because x86 started as a 16-bit architecture:

b	“byte”	8 bits	char
w	“word”	16 bits	short
l	“long word”	32 bits	int
q	“quad word”	64 bits	long

Floating-point operations:

s	“single precision”	32 bits	float
l	“double precision”	64 bits	double

No aggregate types, such as arrays and structures. Those are generated by the compiler from these primitive formats.

Register Names

63	32	16	8	0
<code>%rax</code>	<code>%eax</code>	<code>%ax</code>	<code>%al</code>	
<code>%rbx</code>	<code>%ebx</code>	<code>%bx</code>	<code>%bl</code>	
<code>%rcx</code>	<code>%ecx</code>	<code>%cx</code>	<code>%cl</code>	
<code>%rdx</code>	<code>%edx</code>	<code>%dx</code>	<code>%dl</code>	
<code>%rsi</code>	<code>%esi</code>	<code>%si</code>	<code>%sil</code>	
<code>%rdi</code>	<code>%edi</code>	<code>%di</code>	<code>%dil</code>	
<code>%rbp</code>	<code>%ebp</code>	<code>%bp</code>	<code>%bpl</code>	
<code>%rsp</code>	<code>%esp</code>	<code>%sp</code>	<code>%spl</code>	
<code>%r8</code>	<code>%r8d</code>	<code>%r8w</code>	<code>%r8b</code>	
...				
<code>%r15</code>	<code>%r15d</code>	<code>%r15w</code>	<code>%r15b</code>	

Operand Examples

$M[addr]$ = the value stored at *addr* in memory

$R[reg]$ = the value stored in the register named *reg*

%eax	register	$R[\%eax]$
\$0x2a3	literal	0x2a3
0x2a3	absolute	$M[0x2a3]$
(%eax)	indirect	$M[R[\%eax]]$
7(%edx)	base + displacement	$M[7 + R[\%edx]]$
(%eax,%ecx)	indexed	$M[R[\%eax] + R[\%ecx]]$
7(%eax,%ecx)	indexed	$M[7 + R[\%eax] + R[\%ecx]]$
(,%eax,4)	scaled indexed	$M[R[\%eax] \times 4]$
7(,%eax,4)	scaled indexed	$M[7 + R[\%eax] \times 4]$
(%eax,%ecx,4)	scaled indexed	$M[R[\%eax] + R[\%ecx] \times 4]$
7(%eax,%ecx,4)	scaled indexed	$M[7 + R[\%eax] + R[\%ecx] \times 4]$

Operand Practice

CPU

register	value
<code>%eax</code>	<code>0x200</code>
<code>%ecx</code>	<code>0x41</code>
<code>%edx</code>	<code>0x4</code>

Memory

address	value
<code>0x200</code>	<code>0x12</code>
<code>0x204</code>	<code>0x2a</code>
<code>0x208</code>	<code>0xd4</code>
<code>0x20c</code>	<code>0xfd</code>

operand
`$0x204`

meaning

`%eax`

`(%eax)`

`0x208`

`(%edx, %ecx, 8)`

`0x1f8(, %edx, 4)`

value

Operand Practice

CPU

register	value
<code>%eax</code>	<code>0x200</code>
<code>%ecx</code>	<code>0x41</code>
<code>%edx</code>	<code>0x4</code>

Memory

address	value
<code>0x200</code>	<code>0x12</code>
<code>0x204</code>	<code>0x2a</code>
<code>0x208</code>	<code>0xd4</code>
<code>0x20c</code>	<code>0xfd</code>

operand meaning

`$0x204`

`0x204`

`%eax`

`(%eax)`

`0x208`

`(%edx, %ecx, 8)`

`0x1f8(, %edx, 4)`

value

Operand Practice

CPU

register	value
<code>%eax</code>	<code>0x200</code>
<code>%ecx</code>	<code>0x41</code>
<code>%edx</code>	<code>0x4</code>

Memory

address	value
<code>0x200</code>	<code>0x12</code>
<code>0x204</code>	<code>0x2a</code>
<code>0x208</code>	<code>0xd4</code>
<code>0x20c</code>	<code>0xfd</code>

operand
`$0x204`

meaning
`0x204`

value
`0x204 = 516`

`%eax`

`(%eax)`

`0x208`

`(%edx, %ecx, 8)`

`0x1f8(, %edx, 4)`

Operand Practice

CPU

register	value
<code>%eax</code>	<code>0x200</code>
<code>%ecx</code>	<code>0x41</code>
<code>%edx</code>	<code>0x4</code>

Memory

address	value
<code>0x200</code>	<code>0x12</code>
<code>0x204</code>	<code>0x2a</code>
<code>0x208</code>	<code>0xd4</code>
<code>0x20c</code>	<code>0xfd</code>

operand	meaning	value
<code>\$0x204</code>	<code>0x204</code>	<code>0x204 = 516</code>
<code>%eax</code>	<code>R[%eax]</code>	
<code>(%eax)</code>		
<code>0x208</code>		
<code>(%edx, %ecx, 8)</code>		
<code>0x1f8(, %edx, 4)</code>		

Operand Practice

CPU

register	value
<code>%eax</code>	<code>0x200</code>
<code>%ecx</code>	<code>0x41</code>
<code>%edx</code>	<code>0x4</code>

Memory

address	value
<code>0x200</code>	<code>0x12</code>
<code>0x204</code>	<code>0x2a</code>
<code>0x208</code>	<code>0xd4</code>
<code>0x20c</code>	<code>0xfd</code>

operand	meaning	value
<code>\$0x204</code>	<code>0x204</code>	<code>0x204 = 516</code>
<code>%eax</code>	<code>R[%eax]</code>	<code>0x200 = 512</code>
<code>(%eax)</code>		
<code>0x208</code>		
<code>(%edx, %ecx, 8)</code>		
<code>0x1f8(, %edx, 4)</code>		

Operand Practice

CPU

register	value
<code>%eax</code>	<code>0x200</code>
<code>%ecx</code>	<code>0x41</code>
<code>%edx</code>	<code>0x4</code>

Memory

address	value
<code>0x200</code>	<code>0x12</code>
<code>0x204</code>	<code>0x2a</code>
<code>0x208</code>	<code>0xd4</code>
<code>0x20c</code>	<code>0xfd</code>

operand	meaning	value
<code>\$0x204</code>	<code>0x204</code>	<code>0x204 = 516</code>
<code>%eax</code>	<code>R[%eax]</code>	<code>0x200 = 512</code>
<code>(%eax)</code>	<code>M[R[%eax]] = M[0x200]</code>	
<code>0x208</code>		
<code>(%edx, %ecx, 8)</code>		
<code>0x1f8(, %edx, 4)</code>		

Operand Practice

CPU

register	value
<code>%eax</code>	<code>0x200</code>
<code>%ecx</code>	<code>0x41</code>
<code>%edx</code>	<code>0x4</code>

Memory

address	value
<code>0x200</code>	<code>0x12</code>
<code>0x204</code>	<code>0x2a</code>
<code>0x208</code>	<code>0xd4</code>
<code>0x20c</code>	<code>0xfd</code>

operand	meaning	value
<code>\$0x204</code>	<code>0x204</code>	<code>0x204 = 516</code>
<code>%eax</code>	<code>R[%eax]</code>	<code>0x200 = 512</code>
<code>(%eax)</code>	<code>M[R[%eax]] = M[0x200]</code>	<code>0x12 = 18</code>
<code>0x208</code>		
<code>(%edx, %ecx, 8)</code>		
<code>0x1f8(, %edx, 4)</code>		

Operand Practice

CPU

register	value
<code>%eax</code>	<code>0x200</code>
<code>%ecx</code>	<code>0x41</code>
<code>%edx</code>	<code>0x4</code>

Memory

address	value
<code>0x200</code>	<code>0x12</code>
<code>0x204</code>	<code>0x2a</code>
<code>0x208</code>	<code>0xd4</code>
<code>0x20c</code>	<code>0xfd</code>

operand	meaning	value
<code>\$0x204</code>	<code>0x204</code>	<code>0x204 = 516</code>
<code>%eax</code>	<code>R[%eax]</code>	<code>0x200 = 512</code>
<code>(%eax)</code>	<code>M[R[%eax]] = M[0x200]</code>	<code>0x12 = 18</code>
<code>0x208</code>	<code>M[0x208]</code>	
<code>(%edx, %ecx, 8)</code>		
<code>0x1f8(, %edx, 4)</code>		

Operand Practice

CPU

register	value
<code>%eax</code>	<code>0x200</code>
<code>%ecx</code>	<code>0x41</code>
<code>%edx</code>	<code>0x4</code>

Memory

address	value
<code>0x200</code>	<code>0x12</code>
<code>0x204</code>	<code>0x2a</code>
<code>0x208</code>	<code>0xd4</code>
<code>0x20c</code>	<code>0xfd</code>

operand	meaning	value
<code>\$0x204</code>	<code>0x204</code>	<code>0x204 = 516</code>
<code>%eax</code>	<code>R[%eax]</code>	<code>0x200 = 512</code>
<code>(%eax)</code>	<code>M[R[%eax]] = M[0x200]</code>	<code>0x12 = 18</code>
<code>0x208</code>	<code>M[0x208]</code>	<code>0xd4 = 212</code>
<code>(%edx, %ecx, 8)</code>		
<code>0x1f8(, %edx, 4)</code>		

Operand Practice

CPU

register	value
%eax	0x200
%ecx	0x41
%edx	0x4

Memory

address	value
0x200	0x12
0x204	0x2a
0x208	0xd4
0x20c	0xfd

operand	meaning	value
\$0x204	$0x204$	$0x204 = 516$
%eax	$R[\%eax]$	$0x200 = 512$
(%eax)	$M[R[\%eax]] = M[0x200]$	$0x12 = 18$
0x208	$M[0x208]$	$0xd4 = 212$
(%edx, %ecx, 8)	$M[R[\%edx] + R[\%ecx] \times 8]$ $= M[0x4 + 0x41 \times 8] = M[0x20c]$	
0x1f8(, %edx, 4)		

Operand Practice

CPU

register	value
%eax	0x200
%ecx	0x41
%edx	0x4

Memory

address	value
0x200	0x12
0x204	0x2a
0x208	0xd4
0x20c	0xfd

operand	meaning	value
\$0x204	$0x204$	$0x204 = 516$
%eax	$R[\%eax]$	$0x200 = 512$
(%eax)	$M[R[\%eax]] = M[0x200]$	$0x12 = 18$
0x208	$M[0x208]$	$0xd4 = 212$
(%edx, %ecx, 8)	$M[R[\%edx]+R[\%ecx]\times 8]$ $= M[0x4+0x41\times 8] = M[0x20c]$	$0xfd = 253$
0x1f8(, %edx, 4)		

Operand Practice

CPU		Memory	
register	value	address	value
%eax	0x200	0x200	0x12
%ecx	0x41	0x204	0x2a
%edx	0x4	0x208	0xd4
		0x20c	0xfd

operand	meaning	value
\$0x204	$0x204$	$0x204 = 516$
%eax	$R[\%eax]$	$0x200 = 512$
(%eax)	$M[R[\%eax]] = M[0x200]$	$0x12 = 18$
0x208	$M[0x208]$	$0xd4 = 212$
(%edx, %ecx, 8)	$M[R[\%edx]+R[\%ecx]\times 8]$ $= M[0x4+0x41\times 8] = M[0x20c]$	$0xfd = 253$
0x1f8(, %edx, 4)	$M[0x1f8+0+R[\%edx]\times 4]$ $= M[0x1f8+0+0x4\times 4] = M[0x208]$	

Operand Practice

CPU		Memory	
register	value	address	value
%eax	0x200	0x200	0x12
%ecx	0x41	0x204	0x2a
%edx	0x4	0x208	0xd4
		0x20c	0xfd

operand	meaning	value
\$0x204	$0x204$	$0x204 = 516$
%eax	$R[\%eax]$	$0x200 = 512$
(%eax)	$M[R[\%eax]] = M[0x200]$	$0x12 = 18$
0x208	$M[0x208]$	$0xd4 = 212$
(%edx, %ecx, 8)	$M[R[\%edx]+R[\%ecx]\times 8]$ $= M[0x4+0x41\times 8] = M[0x20c]$	$0xfd = 253$
0x1f8(, %edx, 4)	$M[0x1f8+0+R[\%edx]\times 4]$ $= M[0x1f8+0+0x4\times 4] = M[0x208]$	$0xd4 = 212$

Copying Data

```
movx source, dest
```

Example:

```
movb $0xF, (%rbx)
```

movb ⇒ copy a byte

\$0xF ⇒ copy the literal value 0xF

(%rbx) ⇒ copy it to the memory pointed at by **%rbx**

Copying Data

```
movx source, dest
```

Example:

```
movw %ax, (%rsp)
```

movw ⇒ copy two bytes

%ax ⇒ copy it from the register **%ax**

(%rsp) ⇒ copy it to the current stack

Stack Shortcuts

```
pushx source
```

```
popx dest
```

Combines an adjustment of `%rsp` with a copy to/from memory it points to (i.e., the stack)

The stack grows ``down''

Example:

```
pushl %ebp
```

`pushl` \Rightarrow copy four bytes

`pushl` \Rightarrow decrement `%rsp` by four bytes

`%ebp` \Rightarrow copy four bytes from `%ebp` to memory now pointed at by `%rsp`

Stack Shortcuts

```
pushx source
```

```
popx dest
```

Combines an adjustment of `%rsp` with a copy to/from memory it points to (i.e., the stack)

The stack grows ``down''

Example:

```
popq %rax
```

popq ⇒ copy eight bytes

%rax ⇒ copy eight bytes from memory now pointed at by **%rsp** to **%rax**

popq ⇒ increment **%rsp** by eight bytes

Exercise: Data Movement

```
int exchange(int *xp, int y) {  
    int x = *xp;  
    *xp = y;  
    return x;  
}
```

without -Og, roughly

```
...  
movq  -0x18(%rbp), %rax  
movl  -0x1c(%rbp), %edx  
movl  (%rax), %ecx  
movl  %edx, (%rax)  
movl  %ecx, %eax  
...
```

Exercise: Data Movement

```
int exchange(int *xp, int y) {  
    int x = *xp;  
    *xp = y;  
    return x;  
}
```

without -Og, roughly

```
...  
movq  -0x18(%rbp), %rax  
movl  -0x1c(%rbp), %edx  
movl  (%rax), %ecx  
movl  %edx, (%rax)  
movl  %ecx, %eax  
...
```

%rax = xp

Exercise: Data Movement

```
int exchange(int *xp, int y) {  
    int x = *xp;  
    *xp = y;  
    return x;  
}
```

without -Og, roughly

```
...  
movq  -0x18(%rbp), %rax  
movl  -0x1c(%rbp), %edx  
movl  (%rax), %ecx  
movl  %edx, (%rax)  
movl  %ecx, %eax  
...
```

`%rax = xp`

`%edx = y`

Exercise: Data Movement

```
int exchange(int *xp, int y) {  
    int x = *xp;  
    *xp = y;  
    return x;  
}
```

without -Og, roughly

```
...  
movq  -0x18(%rbp), %rax  
movl  -0x1c(%rbp), %edx  
movl  (%rax), %ecx  
movl  %edx, (%rax)  
movl  %ecx, %eax  
...
```

```
%rax = xp  
%edx = y  
%ecx = *xp
```

Exercise: Data Movement

```
int exchange(int *xp, int y) {  
    int x = *xp;  
    *xp = y;  
    return x;  
}
```

without -Og, roughly

```
...  
movq  -0x18(%rbp), %rax  
movl  -0x1c(%rbp), %edx  
movl  (%rax), %ecx  
movl  %edx, (%rax)  
movl  %ecx, %eax  
...
```

```
%rax = xp  
%edx = y  
%ecx = *xp  
put y in *xp
```

Exercise: Data Movement

```
int exchange(int *xp, int y) {  
    int x = *xp;  
    *xp = y;  
    return x;  
}
```

without -Og, roughly

```
...  
movq  -0x18(%rbp), %rax  
movl  -0x1c(%rbp), %edx  
movl  (%rax), %ecx  
movl  %edx, (%rax)  
movl  %ecx, %eax  
...
```

```
%rax = xp  
%edx = y  
%ecx = *xp  
put y in *xp  
%eax = old *xp
```


Exercise: Data Movement

```
void decode1(int *xp, int *yp, int *zp) {  
  
  
  
  
  
  
  
  
  
}
```

```
movq 8(%rbp), %rdi  
movq 16(%rbp), %rbx  
movq 24(%rbp), %rsi  
movl (%rdi), %eax  
movl (%rbx), %edx  
movl (%rsi), %ecx  
movl %eax, (%rbx)  
movl %edx, (%rsi)  
movl %ecx, (%rdi)
```

`%rdi = xp`

`%rbx = yp`

`%rsi = zp`

`%eax = *xp`

`%edx = *yp`

`%ecx = *zp`

put `*xp` in `*yp`

put old `*yp` in `*zp`

Exercise: Data Movement

```
void decode1(int *xp, int *yp, int *zp) {  
  
  
  
  
  
  
  
  
  
}
```

```
movq 8(%rbp), %rdi  
movq 16(%rbp), %rbx  
movq 24(%rbp), %rsi  
movl (%rdi), %eax  
movl (%rbx), %edx  
movl (%rsi), %ecx  
movl %eax, (%rbx)  
movl %edx, (%rsi)  
movl %ecx, (%rdi)
```

`%rdi = xp`

`%rbx = yp`

`%rsi = zp`

`%eax = *xp`

`%edx = *yp`

`%ecx = *zp`

put `*xp` in `*yp`

put old `*yp` in `*zp`

put old `*zp` in `*xp`

Exercise: Data Movement

```
void decode1(int *xp, int *yp, int *zp) {  
    int old_y = *yp, old_z = *zp;  
    *yp = *xp;  
    *zp = old_y;  
    *xp = old_z;  
}
```

```
movq 8(%rbp),%rdi  
movq 16(%rbp),%rbx  
movq 24(%rbp),%rsi  
movl (%rdi),%eax  
movl (%rbx),%edx  
movl (%rsi),%ecx  
movl %eax,(%rbx)  
movl %edx,(%rsi)  
movl %ecx,(%rdi)
```

```
%rdi = xp  
%rbx = yp  
%rsi = zp  
%eax = *xp  
%edx = *yp  
%ecx = *zp  
put *xp in *yp  
put old *yp in *zp  
put old *zp in *xp
```

Arithmetic Operations

addx *source*, *dest* $dest = dest + source$

subx *source*, *dest* $dest = dest - source$

imulx *source*, *dest* $dest = dest * source$

salsx *source*, *dest* signed $dest = dest \ll source$

sarsx *source*, *dest* signed $dest = dest \gg source$

shlxs *source*, *dest* unsigned $dest = dest \ll source$

shrsx *source*, *dest* unsigned $dest = dest \gg source$

xorx *source*, *dest* $dest = dest \wedge source$

andx *source*, *dest* $dest = dest \& source$

orx *source*, *dest* $dest = dest | source$

Shortcuts: Simple Arithmetic

`incx dest`

$dest = dest + 1$

`decx dest`

$dest = dest - 1$

`negx dest`

$dest = -dest$

`notx dest`

$dest = \sim dest$

Shortcut: Computing Addresses

```
leax source, destRegister
```

Like **movx**, but only computes an address that contains a value; the destination is always a register

The same effect could be achieved with arithmetic operations

Example:

```
leaq 4(%rbx, %rsp), %rax
```

leaq ⇒ compute address as eight bytes

4(%**rbx**, %**rsp**) ⇒ add %**rbx** and %**rsp** and 4

%**rax** ⇒ put that address in %**rax**

Shortcut: Computing Addresses

```
leax source, destRegister
```

Like **movx**, but only computes an address that contains a value; the destination is always a register

The same effect could be achieved with arithmetic operations

Example:

```
leaq (%rsp), %rax
```

leaq ⇒ compute address as eight bytes

(**%rsp**) ⇒ use the address in the register **%rsp**

%rax ⇒ put that same address in **%rax**

Example: Arithmetic

```
long arith(long x, long y, long z) {
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

```
...
leaq    (%rdi,%rsi), %rax
addq    %rdx, %rax
leaq    (%rsi,%rsi,2), %rdx
salq    $4, %rdx
leaq    4(%rdi,%rdx), %rcx
imulq   %rcx, %rax
ret
```

Example: Arithmetic

```
long arith(long x, long y, long z){
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

...

```
leaq    (%rdi,%rsi), %rax
addq    %rdx, %rax
leaq    (%rsi,%rsi,2), %rdx
salq    $4, %rdx
leaq    4(%rdi,%rdx), %rcx
imulq   %rcx, %rax
ret
```

%rax = t1 = x+y

Example: Arithmetic

```
long arith(long x, long y, long z) {
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

...

```
leaq    (%rdi,%rsi), %rax
addq    %rdx, %rax
leaq    (%rsi,%rsi,2), %rdx
salq    $4, %rdx
leaq    4(%rdi,%rdx), %rcx
imulq   %rcx, %rax
ret
```

%rax = t1 = x+y

%rax = t2 = z+t1

Example: Arithmetic

```
long arith(long x, long y, long z) {  
    long t1 = x+y;  
    long t2 = z+t1;  
    long t3 = x+4;  
    long t4 = y * 48;  
    long t5 = t3 + t4;  
    long rval = t2 * t5;  
    return rval;  
}
```

...

```
leaq    (%rdi,%rsi), %rax  
addq    %rdx, %rax  
leaq    (%rsi,%rsi,2), %rdx  
salq    $4, %rdx  
leaq    4(%rdi,%rdx), %rcx  
imulq   %rcx, %rax  
ret
```

%rax = t1 = x+y

%rax = t2 = z+t1

%rdx = y*3

Example: Arithmetic

```
long arith(long x, long y, long z){
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

...

```
leaq    (%rdi,%rsi), %rax
addq    %rdx, %rax
leaq    (%rsi,%rsi,2), %rdx
salq    $4, %rdx
leaq    4(%rdi,%rdx), %rcx
imulq   %rcx, %rax
ret
```

%rax = t1 = x+y

%rax = t2 = z+t1

%rdx = y*3

%rdx = y*48

Example: Arithmetic

```
long arith(long x, long y, long z) {  
    long t1 = x+y;  
    long t2 = z+t1;  
    long t3 = x+4;  
    long t4 = y * 48;  
    long t5 = t3 + t4;  
    long rval = t2 * t5;  
    return rval;  
}
```

...

```
leaq    (%rdi,%rsi), %rax  
addq    %rdx, %rax  
leaq    (%rsi,%rsi,2), %rdx  
salq    $4, %rdx  
leaq    4(%rdi,%rdx), %rcx  
imulq   %rcx, %rax  
ret
```

%rax = t1 = x+y

%rax = t2 = z+t1

%rdx = y*3

%rdx = y*48

%rcx = t5 = x+4+y*48

Example: Arithmetic

```
long arith(long x, long y, long z) {  
    long t1 = x+y;  
    long t2 = z+t1;  
    long t3 = x+4;  
    long t4 = y * 48;  
    long t5 = t3 + t4;  
    long rval = t2 * t5;  
    return rval;  
}
```

...

```
leaq    (%rdi,%rsi), %rax  
addq    %rdx, %rax  
leaq    (%rsi,%rsi,2), %rdx  
salq    $4, %rdx  
leaq    4(%rdi,%rdx), %rcx  
imulq   %rcx, %rax  
ret
```

%rax = t1 = x+y

%rax = t2 = z+t1

%rdx = y*3

%rdx = y*48

%rcx = t5 = x+4+y*48

%rax = t2*t5