Bibliography

[1] Sietse Achterop et al. Report on the workshop on design and implementation of concurrent programs. Technical Report CS 8704, University of Groningen, November 1984.

[2] Ronald F. Ayres. *Silicon Compilation and the Art of Automatic Microchip Design*. Prentice-Hall, 1983.

[3] Ronald F. Ayres. FUSION: A new MOSIS service. Technical Report ISI/TM-87-194, Information Sciences Institute, 1987.

[4] Ronald F. Ayres. Completely automatic completion of VLSI designs. *IEEE Transactions on Computer-Aided Design*, 9(2):194–202, February 1990.

[5] Mario R. Barbacci et al. Ada as a hardware description language: An initial report. Technical Report CMU-CS-85-104, Carnegie Mellon University, 1985.

[6] C. G. Bell, J. C. Mudge, and J. E. McNamara. *Computer Engineering: A DEC View of Hardware System Design*. Digital Press, 1978.

[7] S. D. Brookes. A semantics and proof system for communicating processes. Technical Report CMU-CS-83-134, Carnegie Mellon University, 1983.

[8] S.D. Brookes and A.W. Roscoe. An improved failures model for communicating processes. Technical Report CMU-CS-85-112, Carnegie Mellon University, 1985.

[9] Stephen D. Brookes. Reasoning about synchronous systems. Technical Report CMU-CS-84-145, Carnegie Mellon University, 1984.

[10] Erik Brunvand. Parts-R-Us: A chip aparts ... Technical Report CMU-CS-87-119, Carnegie Mellon University, 1987.

[11] Randal E. Bryant. A methodology for hardware verification based on logic simulation. Technical Report CMU-CS-87-128, Carnegie Mellon University, 1987.

[12] S. Burns. Automated compilation of concurrent programs into self-timed circuits. Master's thesis, Caltech, 1987.

[13] Steven Burns and Alain J Martin. Synthesis of self-timed circuits by program transformation. Technical Report 5253:TR:87, California Institute of Technology, 1987.

[14] Juanito Camilleri. An operational semantics for occam. Technical Report No. 125, Computer Laboratory, University of Cambridge, February 1988.

[15] T. M. Carter. Assassin: An assembly, specification and analysis system for speed-independent control-unit design in integrated circuits using path-programmable logic (PPL). Master's thesis, University of Utah, June 1982.

[16] Thomas J. Chaney and Charles E. Molnar. Anomalous behavior of synchronizer and arbiter circuits. *IEEE Transactions on Computers*, C-22(4):421–422, April 1973.

[17] Tam-Anh Chu. *Synthesis of Self-Timed VLSI Circuits from Graph-Theoretic Specifications*. PhD thesis, MIT, 1987.

[18] Becky Jane Clark. A design for a micromodular self-timed system. Master's thesis, University of Utah, 1972.

[19] Wesley A. Clark. Macromodular computer systems. In *Spring Joint Computer Conference*. AFIPS, April 1967.

[20] William J. Dally and Charles L. Seitz. The torus routing chip. *Distributed Computing*, 1:187–196, 1986.

[21] A.L. Davis. The architecture and system method for DDM1: A recursively structured data-driven machine. In *5th Annual Symp. on Computer Architecture*, April 1978.

[22] Edsger W. Dijkstra. *A Discipline of Programming*. Prentice-Hall, 1976.

[23] D. L. Dill, S. M. Nowick, and R. F. Sproull. Automatic verification of speed-independent circuits with petri net specifications. In *ICCD-89*. IEEE, 1989.

[24] David Dill. *Trace theory for the hierarchical verification of speed independent circuits*. PhD thesis, Carnegie Mellon University, 1987.

[25] J.C. Ebergen. A formal approach to designing delay-insensitive circuits. Computing Science Note 88/10, Department of Mathematics and Computing Science, Eindhoven University of Technology, 1988.

[26] Jo C. Ebergen. *Translating Programs into Delay-Insensitive Circuits*. PhD thesis, Technische Universiteit Eindhoven, 1987.

[27] M. J. Foster. *Specialized Silicon Compilers for Language Recognition*. PhD thesis, Carnegie Mellon University, 1984.

[28] Danniel D. Gajski, editor. *Silicon Compilation*. Addison-Wesley, 1988.

[29] Greg Galvin and Jack Kohn. On FIFOs that work. Display File 1717, Computer Science Dept., Caltech, May 1978.

[30] Jun Gu and Kent F. Smith. A structured approach for VLSI circuit design. *Computer*, November 1989.

[31] Gregory M. Hannon. hgrep: A hardware regular expression processor. Class project for CS577:Special Topics in Asynchronous Circuits, CS Dept., University of Utah, October 1990.

[32] Alan B. Hayes. Stored state asynchronous sequential circuits. *IEEE Transactions on Computers*, 1981.

[33] L. G. Heller and W. R. Griffin. Cascode voltage switch logic. In *ISSCC Digest of Technical Papers*, February 1984.

[34] Maurice P. Herlihy and Jeannette M. Wing. Axioms for concurrent objects. Technical Report CMU-CS-86-154, Carnegie Mellon University, 1986.

[35] C. A. R. Hoare. Communicating sequential processes. *CACM*, 21(8), august 1978.

[36] C. A. R. Hoare. A model for communicating sequential processes. Technical Report PRG–22, Programming Research Group, Oxford University Computing Laboratory, 1981.

[37] C. A. R. Hoare. *Communicating Sequential Processes*. Prentice-Hall, 1985.

[38] Lee Hollaar. Direct implementation of asynchronous control units. *IEEE Transactions on Computers*, C-31(2), 1982.

[39] Mark Homewood, David May, David Sheperd, and Roger Shepherd. The ims t800 transputer. *IEEE Micro*, pages 10–26, Oct 1987.

[40] David A. Huffman. The design and use of hazard-free switching networks. *Journal of the Association for Computing Machinery*, 4(41):47–62, January 1957.

[41] Kai Hwang. *Computer Arithmetic: Principles, Architecture, and Design*. John Wiley & Sons, Inc., 1979.

[42] Inmos. *Occam Programming Manual*, 1983.

[43] Inmos. *Transputer Reference Manual*, 1986.

[44] Dave Johannsen. Bristle blocks: A silicon compiler. In *Caltech Conference on VLSI*, pages 303–310, Jan 1979.

[45] R.M. Keller. Toward a theory of universal speed-independent modules. *IEEE Transactions on Computers*, January 1974.

[46] P. W. Kollaritsch and N. H. E. Weste. TOPOLOGIZER: An expert system translator of circuit connectivity to symbolic cell layout. *IEEE Journal of Solid-State Circuits*, June 1985.

[47] T. J. Kowalski, D. J. Greiger, W. Wolf, and W. Fichtner. The VLSI design automation assistant: From algorithms to silicon. *IEEE Design and Test*, pages 33–43, August 1985.

[48] T. J. Kowlaski and D. E. Thomas. The VLSI design automation assistant: A prototype system. In *Proceedings of the 20th Design Automation Conference*, pages 479–483, June 1983.

[49] David E. Krekelberg, Gerald E. Sobelman, and Chu S. Jhon. Yet another silicon compiler. In *22nd Design Automation Conference*, pages 176–182, 1985.

[50] H-F. S. Law and J. D. Mosby. An intelligent composition tool for regular and semi-regular VLSI structures. In *Proceedings of ICCAD-85*, pages 169–172, 1985.

[51] R. J. Lipton, S. C. North, R. Sedgewick, J. Valdes, and G. Vijayan. ALI: A procedural language to describe VLSI layouts. In *Proceedings of the 19th Design Automation Conference*, pages 467–473, 1982.

[52] A. Lopez and H. Law. A dense gate matrix layout method for MOS VLSI. *IEEE Transactions on Electronic Devices*, ED-27(8):1671–1675, August 1980.

[53] Alain Martin. Distributed mutual exclusion on a ring of processes. Technical Report 5080:TR:83, Cal Tech, 1983.

[54] Alain Martin, Steven Burns, T.K. Lee, Drazen Borkovic, and Pieter Hazewindus. The design of an asynchronous microprocessor. In *Proc. Cal Tech Conference on VLSI*, 1989.

[55] Alain J. Martin. The design of a self-timed circuit for distributed mutual exclusion. In *Chapel Hill Conference on VLSI*. Computer Science Press, 1985.

[56] Alain J. Martin. The probe: an addition to communication primitives. *Information Processing Letters*, 20, 1985.

[57] Alain J. Martin. Compiling communicating processes into delay insensitive circuits. *Distributed Computing*, 1(3), 1986.

[58] Alain J. Martin. Self-timed FIFO: an exercise in compiling programs into circuits. In *From HDL description to guaranteed correct circuit design*. North-Holland, 1986.

[59] David May. Occam. Technical Note 6, Inmos Corp., 1984.

[60] R. N. Mayo. Mocha chip: A system for the graphic design of VLSI module generators. In *Proceedings of ICCAD-86*, pages 74–77, 1986.

[61] C. Mead and L. Conway. *Introduction to VLSI Systems*. Addison-Wesley, 1980.

[62] T. H.-Y. Meng, R. W. Broderson, and D. G. Messerschmitt. Design of clock-free asynchronous systems for real-time signal processing. In *ICASSP-89*, pages 2532–5. IEEE, May 1989.

[63] T.H-Y. Meng, G.M. Jacobs, R.W. Broderson, and D.G. Messerschmidt. Asynchronous processor design for digital signal processing. In *ICASSP-88*, April 1988.

[64] C. E. Molnar, T.P. Fang, and F.U. Rosenberger. Synthesis of delay-insensitive modules. In *Chapel Hill Conference on VLSI*. Computer Science Press, 1985.

[65] D.E. Muller. The general synthesis problem for asynchronous digital networks. In *8th Symp. on Switching and Automata Theory*, New York, 1967.

[66] D.E. Muller and W.C. Bartkey. A theory of asynchronous circuits. Report 75, University of Illinois, 1956.

[67] Charles H. Ng. Fifo buffering transceiver: A communication chip set for multiprocessor systems. Technical Report 5055:TR:82, Computer Science Dept., Caltech, Dec 1982.

[68] Cees Niessen, C.H. (Kees) van Berkel, Martin Rem, and Ronald W.J.J. Saeijs. VLSI programming and silicon compilation; a novel approach from Philips research. In *ICCD*, Rye Brook, NY, October 1988.

[69] E.I. Organick et al. Transforming an ada program unit to silicon and verifying its behavior in an ada environment: A first experiment. *IEEE Software*, pages 31–49, Jan 1984.

[70] S. M. Ornstein, M. J. Stucki, and W. A. Clark. A functional description of macromodules. In *Spring Joint Computer Conference*. AFIPS, 1967.

[71] J. K. Ousterhout, G. T. Hamachi, R. N. Mayo, W. S. Scott, and G. S. Taylor. A collection of papers on magic. Report UCB/CSD83/154, University of California at Berkeley, 1983.

[72] Suhas S. Patil. An asynchronous logic array. Technical Memorandum 62, MIT, May 1975.

[73] J. L. Peterson. *Petri Net Theory and the Modeling of Systems*. Prentice Hall, 1981.

[74] Forrest Pickett. A self-timed cell set and library. Master's thesis, University of Utah, 1984.

[75] G.D. Plotkin. An operational semantics for CSP. In *Formal Description of Programming Concepts*. IFIP, 1983.

[76] Martin Rem, J.L.A van de Snepscheut, and J.T. Udding. Trace theory and the definition of hierarchical components. In *Caltech Conference on VLSI*, pages 225–239, 1983.

[77] A.W. Roscoe. Denotational semantics for occam. Technical report, Oxford University Computing Laboratory, 1985.

[78] A.W. Roscoe and C.A.R. Hoare. The laws of occam programming. Technical Monograph PRG-53, Oxford University Computing Laboratory, February 1986.

[79] Fred U. Rosenberger, Charles E. Molnar, Thomas J. Chaney, and Ting-Pien Fang. Q-modules: internally clocked delay-insensitive modules. *IEEE Transactions on Computers*, 37(9), Sept 1988.

[80] H.M.J.L. Schols. A formalization of the foam-rubber wrapper principle. Master's thesis, Technische Hogeschool Eindhoven, 1985.

[81] H.M.J.L. Schols and Tom Verhoeff. Delay-insensitive directed trace structures satisfy the foam rubber wrapper postulate. Computing Sciences Notes 85/04, Department of Mathematics and Computing Science, Eindhoven University of Technology, 1985.

[82] C. L. Seitz. System timing. In *Mead and Conway, Introduction to VLSI Systems*, chapter 7. Addison-Wesley, 1980.

[83] Charles L. Seitz. Ideas about arbiters. *Lambda*, pages 10–14, First Quarter 1980.

[84] M. Shahdad. An overview of VHDL langauge and technology. In *Proceedings of the 23rd Design Automation Conference*, pages 320–326, 1986.

[85] Jeffrey Mark Siskind, Jay Roger Southard, and Kenneth Walter Crouch. Generating custom high performance VLSI designs from succinct algorithmic descriptions. In *Conference on Advanced Research in VLSI*, pages 28–39. MIT, Jan 1982.

[86] E. A. Snow. *Automation of Module Set Independent Register-Transfer Level Design*. PhD thesis, Carnegie Mellon University, April 1978.

[87] J. R. Southard. MacPitts: An approach to silicon compilation. *Computer*, 16(12):74–82, December 1983.

[88] Bob Sproull and Ivan Sutherland. A testable qflop design. Technical Memo 5752, Sutherland, Sproull, and Associates, May 1987.

[89] Robert F. Sproull. Asynchronous boolean variables. Technical Memo 4785, Sutherland, Sproull, and Associates, August 1987.

[90] Robert F. Sproull, Ed Frank, and Ivan E. Sutherland. Memory control circuit. Technical Memo 3619, Sutherland, Sproull, and Associates, May 1985.

[91] Robert F. Sproull, Ivan E. Sutherland, Charles E. Molnar, and Edward H. Frank. Asynchronous systems. Technical Memo 3441, Sutherland, Sproull and Associates, 1985.

[92] Mike Starkey and Ali Farhang. C-RISC II: An asynchronous reduced instruction set computer. Class project for CS572:Special Topics in VLSI Architecture, CS Dept., University of Utah, December 1990.

[93] Guy L. Steele Jr. *Common* LISP*: The Language*. Digital Press, 1984.

[94] Ivan Sutherland. Micropipelines. *CACM*, 32(6), 1989.

[95] Ivan E. Sutherland, Robert F. Sproull, and Ian Jones. Standard asynchronous modules. Technical Memo 4662, Sutherland, Sproull and Associates, 1986.

[96] Chris Terman. NETLIST user's guide. In *VLSI Design Tools Reference Manual*. Northwest LIS, University of Washington, 1988.

[97] Chris Terman. RNL user's guide. In *VLSI Design Tools Reference Manual*. Northwest LIS, University of Washington, 1988.

[98] D. E. Thomas, C. Y. Hitchcock III, T. S. Kowalski, S. V. Rajan, and R. Walker. Automatic data path synthesis. *Computer*, 16(12):59–70, December 1983.

[99] C. Tseng and D. P. Siewiorek. Automatic synthesis of data paths in digital systems. *IEEE Transactions on CAD*, CAD-5(3):379–395, July 1986.

[100] Jan Tijmen Udding. A formal model for defining and classifying delay-insensitive circuits and systems. *Distributed Computing*, 1:197–204, 1986.

[101] T. Uehara and W. M. vanCleemput. Original layout of CMOS functional arrays. *IEEE Transactions on Computers*, C-30(5):305–311, 1979.

[102] S. H. Unger. *Asynchronous Sequential Switching Circuits*. Wiley-Interscience, 1969.

[103] C.H. (Kees) van Berkel and Ronald W.J.J. Saeijs. Compilation of communicating processes into delay-insensitive circuits. In *ICCD*, Rye Brook, NY, October 1988.

[104] J.L.A van de Snepscheut. *Trace Theory and VLSI Design*. PhD thesis, Technische Hogeschool Eindhoven, 1983.

[105] A. Weinberger. Large scale integration of MOS complex logic: A layout method. *IEEE Journal of Solid-State Circuits*, SC-2(4):182–190, December 1967.

[106] N. Weste and K. Eshraghian. *Principles of CMOS VLSI Design*. Adison-Wesley, 1985.

[107] Benny Yih. Asynchronous cache controller. Class project for CS572:Special Topics in VLSI Architecture, CS Dept., University of Utah, December 1990.

[108] Taiichi Yuasa and Masami Hagiya. Kyoto common lisp report. Technical report, Research Institute for Mathematical Sciences, Kyoto University, 1984.