Chapter 13

Design Example

Cell Name	Description
XOR2X1, XNOR2X1	2-input XOR and XNOR
TIELO, TIEHI	Cells used to tie inputs to logic 1 or 0
OAI22X1, OAI21X1	OR-AND-Invert gates with 4 (22) and 3 (21) inputs
NOR3X1, NOR2X2, NOR2X1	2- and 3-input NOR
NAND3X1, NAND2X2, NAND2X1	2- and 3-input NAND
MUX2X2, MUX2NX1	2-input MUX, and 2-input inverting mux (N)
LCX1, LCNX1	Gated latches
INVX1, INVX2, INVX4, INVX8, INVX16	Inverters
FILL8, FILL4, FILL2, FILL	Filler cells of various widths
	These are used to fill empty spots in standard cell rows
ENINVX1, ENINVX2	Enabled inverters (tri-state inverters)
DCX1, DCNX1, DCBX1, DCBNX1	Edge triggered flip-flops
BUFX8, BUFX4, BUFX2	non-inverting buffers
AOI22X1, AOI21X1	AND-OR-Invert gates with 4 (22) and 3 (21) inputs
AND3X1	3-input AND

Figure 13.1: Cells contained in the UofU_Digital_v1_2 cell library. The cell names are coded with output drive strengths: X1 is unit drive strength, and Xn is n-times that unit drive strength. Sequential cells are coded with a C if they have a clear signal, B if they have both Q and Qbar outputs, and N if they are clocked on a negative edge or level.

260 CHAPTER 13: Design Example

```
#/* -*- c -*- */
#/* Defaults can be found in $SYNOPSYS/admin/setup/.synopsys_dc.setup */
set company {University of Utah}
set designer {Erik Brunvand}
#/*******************
                      set plot_command {lpr -Pcsps}
set text_print_command {lpr -Pcsps}
set text_editor_command {emacs %s &}
set command_log_file "./synopsys-dc_shell.log"
set view_command_log_file "./synopsys-dc_shell-view.log"
set find_converts_name_lists "false"
set SynopsysInstall [getenv "SYNOPSYS"]
# You can add to this search path if you have your libraries
# stored somewhere else...
set search_path [list . \
[format "%s%s" $SynopsysInstall /libraries/syn] \
   [format "%s%s" $SynopsysInstall /dw/sim_ver] ]
#/* Define a work library in the current project dir */
#/* to hold temporary files and keep the project area */
#/* uncluttered. Note: You must create a subdirectory */
#/* in your project directory called WORK. */
define_design_lib WORK -path ./WORK
#/* General configuration settings.
set hdlin_check_no_latch true
set compile_fix_multiple_port_nets true
set hdlin_translate_off_skip_text true
set verilogout_write_components true
set verilogout_architecture_name "structural"
set verilogout_no_tri true
set hdlin_translate_off_skip_text true
set bus_naming_style {%s[%d]}
set target_library [list UofU_Digital_v1_2.db]
set synthetic_library [list dw_foundation.sldb]
set synlib_wait_for_design_license [list "DesignWare-Foundation"]
set link_library [concat \
   [concat "*" $target_library] $synthetic_library]
set symbol_library [list generic.sdb]
```



```
*****
# Synopsys Design Compiler synthesis script
# Erik Brunvand, Univeristy of Utah
*****
# Target library list should include all target .db files
set target_library [list UofU_Digital_v1_2.db]
# Synthetic library is DesignWare from Synopsys which has
# details of arithmetic functions (among other things)
set synthetic_library [list dw_foundation.sldb]
set synlib_wait_for_design_license [list "DesignWare-Foundation"]
# Link library is a list of libraries to link the design against
set link_library [concat [concat "*" $target_library]
  $synthetic_library]
# Generic symbols from Synopsys
set symbol_library [list generic.sdb]
# below are parameters that you will want to set for each design
# list of all HDL files in the design
set myFiles [list mips.v] ;# All the mips Verilog in one file
set fileFormat verilog ;# verilog or VHDL
                        ;# Top-level module name
set basename mips
set myClk clk
                        ;# The name of your clock
set virtual 0
                        ;# 1 if virtual clock, 0 if real clock
# compiler switches...
set useUltra 1
                         ;# 1 for compile_ultra, 0 for compile
# Timing and loading information
set myPeriod_ns 5
                   ;# desired clock period (sets speed goal)
                        ;# delay from clock to inputs valid
set myInDelay_ns 0.25
                       ;# delay from clock to output valid
set myOutDelay_ns 0.25
set myInputBuf INVX4
                        ;# name of cell driving the inputs
set myLoadLibrary UofU_Digital_v1_2 ;# name of lib the cell is from
set myLoadPin A
                         ;# name of pin that outputs drive
# Control the writing of result files
set runname struct
                         ;# Name appended to output files
# the following control which output files you want. They
# should be set to 1 if you want the file, 0 if not
                    ;# compiled structural Verilog file
set write_v 1
set write_ddc 1
                      ;# compiled file in ddc format (XG-mode)
;# sdf file for back-annotated timing sim
set write_sdf 0
set write_sdc 1
                      ;# sdc constraint file for place and route
set write_rep 1
                      ;# report file from compilation
set write_pow 0
                      ;# report file for power estimate
```

Figure 13.3: Portion of the synthesis script for the mips

```
module mips ( clk, reset, memdata, memread, memwrite, adr, writedata);
  input [7:0] memdata;
  output [7:0] adr;
  output [7:0] writedata;
  input clk, reset;
  output memread, memwrite;
  wire
        cont_N17, cont_N16, cont_state_0_, cont_state_1_,
  dp_aluout_2_,
         dp_aluout_3_, dp_aluout_4_, dp_aluout_5_, dp_aluout_6_,
 dp_aluout_7_,
         dp_aluresult_2_, dp_aluresult_3_, dp_aluresult_7_, dp_pc_2_,
 dp_pc_4_,
          dp_pc_5_, dp_pc_6_, dp_pc_7_, dp_rf_N114, dp_rf_N110,
 dp_rf_N109,
         dp_rf_N108, dp_rf_N107, dp_rf_N104, dp_rf_N103, dp_rf_N102,
         dp_rf_N101, dp_rf_N100, dp_rf_N99, dp_rf_N98, dp_rf_N97,
         dp_rf_RAM_0__0, dp_rf_RAM_0__1, dp_rf_RAM_0__2,
 dp rf RAM 0 3,
         dp_rf_RAM_0_4_, dp_rf_RAM_0_5_, dp_rf_RAM_0_6_,
... 1302 lines deleted ...
  MUX2X2 U1179 ( .A(memdata[4]), .B(instr[12]), .S(n845), .Y(n494) );
  MUX2X2 U1180 ( .A(memdata[3]), .B(instr[11]), .S(n845), .Y(n496) );
  MUX2NX1 U1181 ( .A(n703), .B(n150), .S(n838), .Y(n498) );
  MUX2NX1 U1182 ( .A(n152), .B(n153), .S(n838), .Y(n500) );
  MUX2NX1 U1183 ( .A(n154), .B(n959), .S(n838), .Y(n502) );
  MUX2NX1 U1184 ( .A(n156), .B(n157), .S(n838), .Y(n504) );
 MUX2NXI U1185 ( .A(n158), .B(n159), .S(n838), .Y(n506) );
MUX2NXI U1186 ( .A(n160), .B(n960), .S(n838), .Y(n508) );
MUX2NXI U1187 ( .A(n160), .B(n1020), .S(n958), .Y(n510) );
  MUX2NX1 U1188 ( .A(n158), .B(n1021), .S(n958), .Y(n512) );
  MUX2NX1 U1189 ( .A(n156), .B(n953), .S(n958), .Y(n514) );
  MUX2NX1 U1190 ( .A(n167), .B(n1022), .S(n958), .Y(n516) );
  MUX2NX1 U1191 ( .A(n169), .B(n1023), .S(n958), .Y(n518) );
  MUX2NX1 U1192 ( .A(n154), .B(n824), .S(n958), .Y(n520) );
  MUX2NX1 U1193 ( .A(n152), .B(n1024), .S(n958), .Y(n522) );
  MUX2NX1 U1194 ( .A(n703), .B(n1025), .S(n958), .Y(n524) );
  AOI21X1 U1195 ( .A(instr[29]), .B(instr[31]), .C(n1027), .Y(n1029) );
  AOI22X1 U1196 ( .A(n702), .B(n1037), .C(n1036), .D(n1035), .Y(n1038) );
endmodule
```

Figure 13.4: The structural Verilog file that results from synthesizing the **mips.v** code using Synopsys *Design Compiler* and the **UofU_Digital_v1_2** target library

262

Created by write_sdc on Sun Sep 28 15:38:44 2008

```
set_units -time ns -resistance kOhm -capacitance pF -voltage V -current uA
set_driving_cell -lib_cell INVX4 -library UofU_Digital_v1_2 [get_ports clk]
set_driving_cell -lib_cell INVX4 -library UofU_Digital_v1_2 [get_ports reset]
set_driving_cell -lib_cell INVX4 -library UofU_Digital_v1_2 [get_ports {memdata[7]}]
set_driving_cell -lib_cell INVX4 -library UofU_Digital_v1_2 [get_ports {memdata[6]}]
set_driving_cell -lib_cell INVX4 -library UofU_Digital_v1_2 [get_ports {memdata[5]}]
set_driving_cell -lib_cell INVX4 -library UofU_Digital_v1_2 [get_ports {memdata[5]}]
set_driving_cell -lib_cell INVX4 -library UofU_Digital_v1_2 [get_ports {memdata[3]}]
set_driving_cell -lib_cell INVX4 -library UofU_Digital_v1_2 [get_ports {memdata[2]}]
set_driving_cell -lib_cell INVX4 -library UofU_Digital_v1_2 [get_ports {memdata[2]}]
set_driving_cell -lib_cell INVX4 -library UofU_Digital_v1_2 [get_ports {memdata[1]}]
set_driving_cell -lib_cell INVX4 -library UofU_Digital_v1_2 [get_ports {memdata[0]}]
set_driving_cell -lib_cell INVX4 -library UofU_Digital_v1_2 [get_ports {memdata[0]}]
set_driving_cell -lib_cell INVX4 -library UofU_Digital_v1_2 [get_ports {memdata[0]}]
set_load -pin_load 0.0659726 [get_ports memread]
set_load -pin_load 0.0659726 [get_ports {memvite]
set_load -pin_load 0.0659726 [get_ports {memvite]
```

... 29 Lines deleted ...

```
set_output_delay -clock clk 0.25 [get_ports {adr[4]}]
set_output_delay -clock clk 0.25 [get_ports {adr[3]}]
set_output_delay -clock clk 0.25 [get_ports {adr[1]}]
set_output_delay -clock clk 0.25 [get_ports {adr[1]}]
set_output_delay -clock clk 0.25 [get_ports {adr[0]}]
set_output_delay -clock clk 0.25 [get_ports {writedata[7]}]
set_output_delay -clock clk 0.25 [get_ports {writedata[6]}]
set_output_delay -clock clk 0.25 [get_ports {writedata[6]}]
set_output_delay -clock clk 0.25 [get_ports {writedata[3]}]
set_output_delay -clock clk 0.25 [get_ports {writedata[3]}]
set_output_delay -clock clk 0.25 [get_ports {writedata[2]}]
set_output_delay -clock clk 0.25 [get_ports {writedata[1]}]
set_output_delay -clock clk 0.25 [get_ports {writedata[1]}]
```

Figure 13.5: Timing file that results from synthesis of the mips.v code. This information is used by the place and route process.

```
Report : timing
       -path full
       -delay max
       -max_paths 1
Design : mips
Version: Z-2007.03-SP4
Date : Sun Sep 28 15:38:44 2008
******
Operating Conditions: typical Library: UofU_Digital_v1_2
Wire Load Model Mode: top
 Startpoint: cont_state_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
 Endpoint: dp_pcreg_q_reg_1_
           (rising edge-triggered flip-flop clocked by clk)
 Path Group: clk
 Path Type: max
                                                                  Path
 Point
                                                        Incr
                                                           _____
                                                        0.00 0.00
0.00 0.00
0.00 0.00 r
0.61 0.61 r
0.46 1.80 r
0.22 2.30 r
0.17 2.47 f
0.26 2.73 r
 clock clk (rise edge)
 clock network delay (ideal)
 cont_state_reg_2_/CLK (DCBX1)
 cont_state_reg_2_/QB (DCBX1)
 U843/Y (NOR2X1)
 U606/Y (NAND2X2)
 U611/Y (NAND3X1)
 U876/Y (NOR2X2)
 U785/Y (AOI22X1)
 U787/Y (NAND2X1)
```

Figure 13.6: Flat synthesis report file, part 1

U616/Y (XOR2X1) U878/Y (NOR2X2) dp_alunit_add_283_2_DP dp_alunit_add_283_2_DP dp_alunit_add_283_2_DP dp_alunit_add_283_2_DP U623/Y (NOR2X2) U639/Y (NAND3X1) U791/Y (NAND2X2) U753/Y (INVX4) U642/Y (OAI21X1) dp_pcreg_q_reg_1_/D (D data arrival time	_OP_277_757_1_ _OP_277_757_1_ _OP_277_757_1_ _OP_277_757_1_ _OP_277_757_1_	U35/Y (OAI21X1) U33/Y (AOI21X1) U27/Y (OAI21X1) U16/Y (XNOR2X1)	0.55 0.39 0.31 0.44 0.37 0.57 0.27 0.36 0.26 0.29 0.27 0.00	3.28 r 3.67 f 3.98 r 4.42 f 4.79 r 5.36 r 5.63 f 6.00 r 6.26 f 6.54 r 6.82 f 6.82 f 6.82
clock clk (rise edge) clock network delay (i dp_pcreg_q_reg_1_/CLK library setup time data required time	deal) (DCBX1)		5.00 0.00 0.00 -0.45	5.00 5.00 5.00 r 4.55 4.55
data required time data arrival time				4.55 -6.82
slack (VIOLATED)				-2.26
1				
<pre>************************************</pre>	**************************************	**		
Library(s) Used:				
UofU_Digital_v1_2 (F /uusoc/facility/r	ile: es/async/elb/I	C_CAD/mips-syn-H	08/UofU_Dig	ital_v1_2.db)
Number of ports: Number of nets: Number of cells: Number of references:	28 957 936 24			
Combinational area: Noncombinational area: Net Interconnect area:	4035.000000 2358.000000 undefined	(No wire load s	specified)	
Total cell area: Total area: 1	6393.000000 undefined			

Figure 13.7: Flat synthesis report file, part 2

```
*****
# Encounter Input configuration file
                                        #
# Erik Brunvand, University of Utah
                                        #
*****
global rda_Input
*****
# Here are the parts you need to update for your design
****
# Your input is structural verilog. Set the top module name
# and also give the .sdc file you used in synthesis for the
# clock timing constraints.
set rda_Input(ui_netlist)
                            {../mips_struct.v}
set rda_Input(ui_topcell) {mips}
set rda_Input(ui_timingcon_file) {../mips_struct.sdc}
#
# Leave min and max empty if you have only one timing library
# (space-separated if you have more than one)
set rda_Input(ui_timelib)
                          {UofU_Digital_v1_2.lib}
set rda_Input(ui_timelib,min)
                            { }
set rda_Input(ui_timelib,max)
                            { }
#
# Set the name of your lef file or files
# (space-separated if you have more than one).
set rda_Input(ui_leffile) {UofU_Digital_v1_2.lef}
# Include the footprints of your cells that fit these uses. Delay
# can be an inverter or a buffer. Leave buf blank if you don't
# have a non-inverting buffer. These are the "footprints" in
# the .lib file, not the cell names.
set rda_Input(ui_buf_footprint) {buf}
set rda_Input(ui_delay_footprint) {buf}
set rda_Input(ui_inv_footprint)
                              {inv}
set rda_Input(ui_cts_cell_footprint) {inv}
... Additional lines deleted
```

Figure 13.8: mips.conf configuration file for SOC Encounter place and route

set the BASENAME for the config files. This will also
be used for the .lib, .lef, .v, and .spef files
that are generated by this script
set BASENAME "mips"

set the name of the filler cells - you don't need a list
if you only have one
set fillerCells [list FILL FILL2 FILL4 FILL8]

set usepct 0.60 ;# percent utilization in placing cells
set rowgap 30 ;# gap between pairs of std cell rows
set aspect 0.60 ;# aspect ratio of overall cell (1.0 is square)
less than 1.0 is landscape, greater than 1.0 is portrait

Note that all these numbers should be divisible by 3 so # that they fit on the lambda grid ;# power rail width set pwidth 9.9 set pspace 1.8 ;# power rail space set swidth 4.8 ;# power stripe width set sspace 123 ;# power stripe spacing set soffset 120 ;# power stripe offset to first stripe set coregap 30.0 ;# gap between the core and the power rails # Import design and floorplan # If the config file is not named \$BASENAME.conf, edit this line. loadConfig \$BASENAME.conf 0 commitConfig # source the files that operate on the circuit source fplan.tcl ;# create the floorplan (might be done by hand...) source pplan.tcl ;# create the power rings and stripes source place.tcl ;# Place the cells and optimize (pre-CTS) source cts.tcl ;# Create the clock tree, and optimize (post-CTS)
source route.tcl ;# Route the design using nanoRoute source verify.tcl ;# Verify the design and produce output files

exit

Figure 13.9: Top-level script for place and route of the flat mips example

	optDesign Final	Summary					
+	Setup mode	+	+	+	+	+	+
	WNS (ns): TNS (ns): Violating Paths: All Paths:	-4.672 -344.960 132 149	-4.672 -314.065 122 123	-0.068 -0.068 1 43	-4.076 -30.895 10 18	N/A N/A N/A N/A N/A	N/A N/A N/A N/A N/A

Figure 13.10: Timing results reported for mips by SOC Encounter after final placement and routing



(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.11: Short circuit of two wires in result file from SOC Encounter

268

269

XVirt	uoso® La	yout Editir	ng: mips-l	f08 mij	os layou	t							·◎▼G→□∎_	
X: 1	164.70	Y: 82	27.70	(F)	Select	: 0	dX:	dY:		Dist:	Cmd:			20
Tools	Design	Window	Create	Edit	Verify	Connectivity	Options	Routing	Assura	NCSU				Help
۲														
Q			895											
¢			ar Tana Berra								line set	<u>i</u>		
Q														
									l la					
Q			الديني. 22 مانيا	naj essela. I pi i pi s		2								
Jal I														
\cap		1									G	U		
븮눹														
50.50 60 60 60 60 60 60 60 60 60 60 60 60 60									nite					
٦,			e <mark>leite eitet</mark>											
5														
[abcd]	mouse L	: showCl	ickInfo	0			M: leHiM	ousePopU	ρO		R:hiGe	tCurrentWindo	w()->stopLeve	1 = 20

(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.12: Layout of flat mips core

270 CHAPTER 13: Design Example



(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.13: Layout of flat mips core (zoomed view to show standard cell rows)

```
//-----
// Model of 256-word 8-bit memory for the mips processor.
// Erik Brunvand
//-----
                  _____
module exmem #(parameter WIDTH = 8, RAM_ADDR_BITS = 8)
  (input clk, en, memwrite,
   input [RAM_ADDR_BITS-1:0] adr,
   input [WIDTH-1:0] writedata,
   output reg [WIDTH-1:0] memdata
   );
  reg [WIDTH-1:0] mips_ram [(2**RAM_ADDR_BITS)-1:0];
 // The following $readmemh statement initializes the RAM contents
 // via an external file (use $readmemb for binary data). The fib.dat
 // file is a list of bytes, one per line, starting at address 0.
 initial $readmemh("fib.dat", mips_ram);
 // The behavioral description of the RAM - note clocked behavior
  always @(negedge clk)
     if (en) begin
        if (memwrite)
          mips_ram[adr] <= writedata;</pre>
        memdata <= mips_ram[adr];</pre>
      end
endmodule
```



Instruction	Binary Encoding	Hexadecimal Encoding
addi \$3, \$0, 8 addi \$4, \$0, 1 addi \$5, \$0, -1 beq \$3, \$0, end add \$4, \$4, \$5 sub \$5, \$4, \$5 addi \$3, \$3, -1 j loop	001000 00000 00011 000000000000000000 001000 00000 00100 00000000000000000 001000 00000 00101 111111111111111 001000 00011 00000000000000000000 000000 000000 00010 00100 000000 000000 000000 00100 00101 00100 100000 001000 00011 00101 00000 100000 001000 00011 1111111111111111 100000 100000 001000 00011 00101 000000000000000000000000000000000000	20030008 20040001 2005ffff 10600004 00852020 00852822 2063ffff 08000003
SD 34, 200(90)	TOTOOO 00000 00100 0000000011111111	auuquull

Figure 13.15: Fibonacci code from CMOS VLSI Design

272 CHAPTER 13: Design Example

```
//-----
// mips_mem.v - connect mips to memory
// Erik Brunvand
//------
// top level design includes both mips processor and memory
module mips_mem #(parameter WIDTH = 8, REGBITS = 3)(clk, reset);
    input clk, reset;

    wire memread, memwrite;
    wire [WIDTH-1:0] adr, writedata;
    wire [WIDTH-1:0] memdata;
    wire en = 1;

    // instantiate the mips processor
    mips #(WIDTH,REGBITS) mips(clk, reset, memdata, memread, memwrite, adr, writedata);

    // instantiate memory for code and data
    exmem #(WIDTH) exmem(clk, en, memwrite, adr, writedata, memdata, memdata);
```

```
endmodule
```

Figure 13.16: Verilog code of the mips connected to exmem

```
//-----
                         _____
                                   _____
// Test the mips together with memory
// Erik Brunvand
//-----
                         _____
// top level design for testing
module top # (parameter WIDTH = 8, REGBITS = 3) ();
  reg clk = 0;
  reg reset = 1;
  // instantiate devices to be tested
  mips_mem #(WIDTH, REGBITS) dut(clk, reset);
   // initialize the test, then quit after a while
   initial
     begin
        reset <= 1;
        #22 reset <= 0;
        #3000 $finish;
     end
   // generate clock to sequence the tests
  always #5 clk <= ~clk;
   // check the data on the memory interface of the mips_dut
   // Check whenever the memwrite signal is active
  always@(negedge clk)
     begin
        if(dut.memwrite)
           if(dut.adr == 8'hff & dut.writedata == 8'hOD)
              $display(``Fibonacci Simulation was successful!!!'');
           else begin
                $display(``Fibonacci Simulation has failed...'');
                $display(``Data at address FF should be OD'');
                end
     end
endmodule
```

Figure 13.17: Testbench file for simulating the mips along with the exmem executing the Fibonacci code



(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.18: SimVision Design Browser window showing simulation of the mipstest testbench

275

<u>File Edit View Simulation Windows</u>	<u>H</u> elp
🚰 💞 👔 🗙 Text Search: 🔽 🛝 🛝	
🔊 - 🗰 🔣 🔂 🚱 🖓 3,022,000ps + 0	🐼 🌖 📬
Created probe 1 ncsim> run Fibonacci Simulation was successful!!! Simulation complete via \$finish(1) at time 3022 NS + 0 /verilog/mipstest.v:19 #3000 \$finish; ncsim>	
SimVision	

(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.19: SimVision Console window showing correct simulation message

276 CHAPTER 13: Design Example



(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.20: SimVision Waveform window showing the correct data being written to exmem

```
//-----
                                      _____
// Test the mips together with memory
// Erik Brunvand, University of Utah
//-----
                                             _____
                 _____
// top level design for testing
module top # (parameter WIDTH = 8, REGBITS = 3) ();
  reg clk = 0;
  reg reset = 1;
  // instantiate devices to be tested
  mips_mem dut(clk, reset);
   // initialize the test, then quit after a while
   initial
     begin
        reset <= 1;
         #220 reset <= 0;
        #30000 $finish;
      end
   // generate clock to sequence the tests
  always #50 clk <= ~clk;
   // check the data on the memory interface of the mips_dut
   // Check whenever the memwrite signal is active
  always@(negedge clk)
     begin
        if(dut.memwrite)
           if(dut.adr == 8'hff & dut.writedata == 8'hOD)
              $display(``Fibonacci Simulation was successful!!!'');
           else begin
                $display(``Fibonacci Simulation has failed...'');
                $display(``Data at address FF should be OD'');
                end
      end
```

endmodule

Figure 13.21: Testbench for simulation of the post-layout structural version of the mips



(Reprinted by permission of Synopsys, Inc. Copyright © 2007, 2010 Synopsys, Inc. All Rights Reserved)

Figure 13.22: Synopsys vcs simulation using the dve design environment

279



(Reprinted by permission of Synopsys, Inc. Copyright © 2007, 2010 Synopsys, Inc. All Rights Reserved)

Figure 13.23: Waveform window of the *Synopsys vcs* simulation using the *dve* design environment



Figure 13.24: The WholeChip schematic that shows the pad frame on the left connected to the mips core on the right



(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.25: The final layout for the mips core inside a two-TCU pad frame

```
module controller ( clk, reset, op, zero, memread, memwrite, alusrca, memtoreg,
        iord, pcen, requrite, regdst, pcsource, alusrcb, aluop, irwrite );
 input [5:0] op;
 output [1:0] pcsource;
 output [1:0] alusrcb;
 output [1:0] aluop;
  output [3:0] irwrite;
 input clk, reset, zero;
 output memread, memwrite, alusrca, memtoreg, iord, pcen, regwrite, regdst;
 wire
        N15, N16, N17, N18, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30,
         n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n44,
         n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55, n56, n57, n58,
        n59, n60;
  wire
       [3:0] state;
 DCBX1 state_reg_1_ ( .D(N16), .CLK(clk), .CLR(n60), .Q(state[1]), .QB(n9) );
  DCBX1 state_reg_3_ ( .D(N18), .CLK(clk), .CLR(n60), .Q(state[3]), .QB(n45) );
 OAI21X1 U60 ( .A(n6), .B(n7), .C(n8), .Y(regwrite) );
 AOI21X1 U61 ( .A(pcsource[0]), .B(zero), .C(pcsource[1]), .Y(n12) );
 OAI21X1 U62 ( .A(state[1]), .B(n10), .C(n16), .Y(iord) );
... many lines deleted ...
 NAND2X1 U83 ( .A(state[3]), .B(state[1]), .Y(n7) );
 NAND2X1 U84 ( .A(state[1]), .B(n45), .Y(n24) );
 BUFX2 U85 ( .A(pcsource[0]), .Y(aluop[0]) );
 NOR2X1 U86 ( .A(state[1]), .B(n10), .Y(memwrite) );
 NOR2X1 U87 ( .A(state[1]), .B(n22), .Y(irwrite[0]) );
endmodule
```

Figure 13.26: Structural file of the synthesized controller module from mips

IO file to match Fig 1.56 in Weste/Harris Pin: clk E Pin: reset E Pin: aluop[1] E Pin: aluop[0] E Pin: op[5] S Pin: op[4] S Pin: op[3] S Pin: op[2] S Pin: op[1] S Pin: op[0] S Pin: zero S Pin: alusrca S Pin: memtoreg S Pin: iord S Pin: pcen S Pin: regwrite S Pin: regdst S Pin: pcsource[1] S Pin: pcsource[0] S Pin: alusrcb[1] S Pin: alusrcb[0] S Pin: irwrite[3] S Pin: irwrite[2] S Pin: irwrite[1] S Pin: irwrite[0] S Pin: memread W Pin: memwrite W

Figure 13.27: Pin placement file (controller.io) used for this floorplan



(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.28: Placed and routed controller macro from the mips

0	o	5
2	о	υ

X: -	87.30	Y: 20	07.75	(F)) Select	: 0	[DRD: OF	F I	dX:	dY:	Dis	st:	Cmd:	2
Tools	Design	Window	Create	Edit	Verify	Connecti	vity	Options	Routing	Assura	NCSU				Help
۲															
Q															
Q															
Q															
Q															
self.															
$\mathbf{\cap}$															
변함															
A CO CO															
l,															
S.	· · · · · ·					ų ii ų									
[abcd]															
Q,															
	mouse L	: showCl	lickInfo	0			М:	leHiMou	ısePopUp	0		R:hiGet	CurrentW	indov()-	>stopLevel = 2

(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.29: Layout for the custom SRAM-based register file for mips

286 CHAPTER 13: Design Example

-	Running step Pins for the selected cell(s)	-
Step	Map Text Boundary Blocks	
 Pins 	Create boundary:	as needed 🛁
	Using geometry on layers:	
	metal1 metal2 metal3 cc ce via via2 poly	
	Adjust Boundary By	
	Left:	0
	Right:	0
	Top:	0
	Bottom:	0
	Fix Boundary To	
	Left:	
	Right:	
	Тор:	
Bin	Bottom:	
🔶 Block		

(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.30: Settings in the Boundary tab of the Pins step of the Abstract process

0	ο	7
2	o	1

-0	Running step Pins for the selected cell(s)
Step	Map Text Boundary Blocks
Pins	Blockage Preserve local blockages in routed blocks Pins Create power pins from routing Using geometry on layers:
	metal1 metal2 metal3 cc ce via via2

(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.31: Settings in the Blocks tab of the Pins step of the Abstract process

		Running step Extract for the selected cell(s)	4
Step	Signal F	Power Antenna General	
◇ Pins◆ Extract	Extract po	oower nets gnment for Power Extraction	
	Layer	Geometry Specification	Create Pins
	🔲 metal2	2 metal2	
	🔲 metal3	3 metal3	×
	L cc	cc	
	🔲 ce	CB	
	🔲 🗸 via	via	
	🔲 via2	via2	I
		Add	Edit Delete
	Extract Limit	itations	
	Maximum de	lepth: 32	
	Maximum di	istance:	
	Minimum wi	idth:	

(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.32: Settings in the Power tab of the Extract step of the Abstract process

288 CHAPTER 13: Design Example

Running step Abstract for the selected cell(s)					
Step	Adjust Blockage Fracture Site Overlap Grids				
 ◇ Pins ◇ Extract ◆ Abstract 	Signal Nets Create boundary pins Boundary pin max distance to boundary:				
	Power Nets				
	Create boundary pins Boundary pin max distance to boundary:				
	Create ring pins Ring pin max distance to boundary:				
	Follow ring pin				
	Power geometry groups:	overlap 🛁			
	Cell edge facing core:	north 🗕			
	Power/ground net to have CLASS CORE ports:				
	^((V(DD CC)) (v(dd cc)))(!)?\$				
	Allow multiple CLASS CORE ports				
	Copy CLASS CORE ports				
	Create CLASS CORE ports only if pin meets cell boundary				
Bin	Create CLASS CORE ports if pin meets non-core facing edge Power rail widths, offsets and shape:				

(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.33: The Adjust tab in the Abstract step of the Abstract process

	Running step Abstract for the selected	icell(s)			
Adjust Block	kage Fracture Site Overlap	Grids			
Pins Layer Assignment for Blockages					
Layer	Geometry Specification	Blockage	Cut Same	Cut Bel	
🔳 metal1	metal1	Cover			
🔲 metal2	metal2	Cover			
metal3	metal3	Cover			
	Adjust Block	Running step Hbstract for the selected Adjust Blockage Fracture Site Overlap Layer Geometry Specification metal1 metal2 metal3 metal3	Running step Hbstract for the selected cell(s) Adjust Blockage Fracture Site Overlap Grids Layer Geometry Specification Blockage metal1 Cover metal2 Cover metal3 metal3	Running step Hbstract for the selected cell(s) Adjust Blockage Fracture Site Overlap Grids Layer Geometry Specification Blockage Cut Same metal1 metal2 Cover metal3 metal3 Cover	

(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.34: The Blockage tab in the Abstract step of the Abstract process

```
//-----
// Hierarchical structural version of the MIPS processor
// Erik Brunvand, University of Utah
//-----
module mips (clk, reset, memdata, memread, memwrite, adr, writedata);
      input clk, reset;
      input [7:0] memdata;
      output memread, memwrite;
      output [7:0] adr;
      output [7:0] writedata;
  wire [31:0] instr;
              zero, alusrca, memtoreg, iord, pcen, regwrite, regdst;
  wire
  wire [1:0] aluop,pcsource,alusrcb;
  wire [3:0] irwrite;
  wire [2:0] alucont;
  // interface signals between datapath and RegFile
  wire [2:0] ral, ra2, wa;
  wire [7:0] wd, rd1, rd2;
   // controller and alucontrol are pre-assembled in SOC Encounter
   controller cont(.clk(clk), .reset(reset), .op(instr[31:26]),
           .zero(zero), .memread(memread), .memwrite(memwrite),
            .alusrca(alusrca), .memtoreg(memtoreg), .iord(iord),
            .pcen(pcen), .regwrite(regwrite), .regdst(regdst),
           .pcsource(pcsource), .alusrcb(alusrcb), .aluop(aluop),
           .irwrite(irwrite));
   alucontrol ac(.aluop(aluop), .funct(instr[5:0]),
                 .alucont(alucont));
   // datapath will be placed and routed around the macro blocks
   datapath
              dp(clk, reset, memdata, alusrca, memtoreg, iord, pcen,
                 regdst, pcsource, alusrcb, irwrite, alucont,
                 zero, instr, adr, writedata,
  ral, ra2, wa, wd, rd1, rd2);
   // instance the custom regfile separately outside of the data path
  rf_sram_8x8 rf(.WE(reqwrite), .R0_(ral), .R1_(ra2), .W_(wa),
                    .D_(wd), .Q0_(rd1), .Q1_(rd2));
endmodule
// Structural version of datapath produced by Synopsys Design Compiler
module datapath ( clk, reset, memdata, alusrca, memtoreg, iord, pcen, regdst,
       pcsource, alusrcb, irwrite, alucont, zero, instr, adr, writedata, ral,
        ra2, wa, wd, rd1, rd2 );
 input [7:0] memdata;
  input [1:0] pcsource;
  input [1:0] alusrcb;
 input [3:0] irwrite;
 input [2:0] alucont;
 output [31:0] instr;
```

Figure 13.35: Structural version of mips used as input to SOC Encounter

AOI21X1 U543 (.A(src1[1]), .B(n444), .C(n445), .Y(n447)); AOI22X1 U544 (.A(n451), .B(n450), .C(pc[1]), .D(n449), .Y(n452)); AOI22X1 U549 (.A(n54), .B(n456), .C(n50), .D(irwrite[0]), .Y(n234)); AOI22X1 U550 (.A(n54), .B(n457), .C(n51), .D(irwrite[0]), .Y(n236)); AOI22X1 U551 (.A(n54), .B(n458), .C(n52), .D(irwrite[0]), .Y(n238));

output [7:0] adr; ... Many lines deleted ...

endmodule

```
*****
# Encounter Input configuration file
                                         #
# Erik Brunvand, University of Utah
                                         #
*****
global rda_Input
******
# Here are the parts you need to update for your design
****
# Your input is structural verilog. Set the top module name
# and also give the .sdc file you used in synthesis for the
# clock timing constraints.
set rda_Input(ui_netlist)
                            {./mips-hier.v}
set rda_Input(ui_topcell)
                             {mips}
set rda_Input(ui_timingcon_file) {mips_struct.sdc}
# Leave min and max empty if you have only one timing library
# (space-separated if you have more than one)
set rda_Input(ui_timelib)
                        {UofU_Digital_v1_2.lib \
            controller_soc.lib alucontrol_soc.lib regfile.lib}
set rda_Input(ui_timelib,min) {}
set rda_Input(ui_timelib,max)
                            {}
#
# Set the name of your lef file or files
# (space-separated if you have more than one).
set rda_Input(ui_leffile) {UofU_Digital_v1_2.lef alucontrol.lef \
            controller.lef regfile.lef}
#
# Include the footprints of your cells that fit these uses. Delay
# can be an inverter or a buffer. Leave buf blank if you don't
# have a non-inverting buffer. These are the "footprints" in
# the .lib file, not the cell names.
set rda_Input(ui_buf_footprint)
                                {buf}
set rda_Input(ui_delay_footprint) {buf}
set rda_Input(ui_inv_footprint)
                                {inv}
set rda_Input(ui_cts_cell_footprint) {inv}
#
... Remaining lines deleted - they're the same as in other .conf files
```

Figure 13.36: Hierarchical mips configuration file for SOC Encounter

290

💥 Edit	Halo				
- Spe	Specify Halo For All Blocks 💸 Selected Blocks/Pads 💸 Design				
♦ R	outing Halo				
- 0	Add/Update				
	Halo Value: 9 um				
	Bottom Layer: M1 🛏 Top Layer : M3 🛏				
~	Remove				
Pl	lacement Halo				
 • 	🔶 Add/Update Block Halo				
	Top: 9 um Bottom: 9 um				
	Left: 9 um Right: 9 um				
↓ Remove Block Halo					
9	<u>O</u> K <u>Apply</u> <u>Cancel Help</u>				

(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.37: Dialog box in SOC Encounter for adding halos

292 CHAPTER 13: Design Example



(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.38: SOC GUI showing the hierarchical mips prior to block placement



(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.39: SOC GUI showing the placed macros for the hierarchical mips



(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.40: The hierarchical mips after block placement and power planning



(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.41: The hierarchical mips after block placement and power planning (zoomed view)

295

set the BASENAME for the config and floorplan files. This
will also be used for the .lib, .lef, .v, and .spef files
that are output by this script
set BASENAME "hier"

set the name of the footprint of the clock buffers in your %.1ib file set clockBufName inv

set the name of the filler cells - you don't need a list
if you only have one
set fillerCells [list FILL FILL2 FILL4 FILL8]

set usepct 0.60 ;# percent utilization in placing cells
set rowgap 27 ;# gap between pairs of std cell rows
set aspect 0.60 ;# aspect ratio of overall cell (1.0 is square)

****** # You may not have to change things below this line - but check! # You may want to do floorplanning by hand in which case you # have some modification to do! ****** # Set some of the power and stripe parameters - you can change # these if you like - in particular check the stripe space (sspace) # and stripe offset (soffset). Note that all these numbers should # be divisible by 3 so that they fit on the lambda grid set pwidth 9.9 ;# power rail width set pspace 1.8 ;# power rail space set swidth 4.8 ;# power stripe width set sspace 123 ;# power stripe spacing set soffset 120 ;# power stripe offset to first stripe set coregap 30.0 ;# gap between the core and the power rails ; # halo around macro blocks set halo 9 # Import design and floorplan # If the config file is not named \$BASENAME.conf, edit this line. loadConfig \$BASENAME.conf 0 commitConfig source fplan.tcl ;# source the file that will create the floorplan

add block halos addHaloToBlock \$halo \$halo \$halo \$halo -allBlock addRoutingHalo -space \$halo -top M3 -bottom M1 -allBlocks

puts "-----"
puts "Place the macros, then source top-hier2.tcl"
puts "-----"

Figure 13.42: The first script in the two-script hierarchical flow

```
setBlockPlacementStatus -allHardMacros -status fixed
saveDesign ${BASENAME}_macros.enc ;# Save the macro-placed design
```

```
source pplan.tcl ;# Now create the power rings and stripes
source place.tcl ;# Place the cells and optimize (pre-CTS)
source cts.tcl ;# Create the clock tree, and optimize (post-CTS)
source route.tcl ;# Route the design using nanoRoute
source verify.tcl ;# Verify the design and produce output files
```

exit

Figure 13.43: The second script in the two-script hierarchical flow



⁽Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.44: Final version of the hierarchical **mips**. Notice that the **alucontrol**, **controller**, and **regfile** macros are visible as separately routed units.





(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.45: Connection points to the controller macro showing the pins



(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.46: Connection of the controller macro to wires in a hierarchical circuit showing a potential *DRC* issue

💥 Search					
Apply Cancel Previous Next	Help				
Add Select Select All	Replace Replace All				
Zoom To Figure 🗌 Figure Count 😢 Current Figure 1					
Search for any shape 🖃 in current cellView 🖃 Add Criteria					
layer _ == _ metal2	pn = Delete				
Renlace laver>					
	netal2 dg =				

(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 13.47: Dialog box for replacing pin material