



Chapter 12

Chip Assembly




(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.1: Starting schematic showing the three connected modules



(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.2: The Gen From Source dialog box




(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.3: Initial layout before module and I/O placement




(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.4: A placement of modules and IO pins with unrouted nets turned on




(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.5: Layout showing placement and power routing before routing



(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.6: Export to Router dialog box




(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.7: Initial *car* window




(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.8: Layer configuration dialog box




(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.9: Routing cost factor dialog box




(Copyright ©2006, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.10: Final routed circuit (shown in *Virtuoso* window)




(Copyright ©2006, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.11: Symbol for the **Three Blocks** example core




(Copyright ©2006, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.12: Pad frame with signal wires




(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.13: Pad frame with signal wires (zoomed view)




(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.14: Frame and core components connected together



(Copyright ©2006, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.15: `pad.in` cell with `clk` and `clk_i` connections



(Copyright ©2006, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.16: Expanded `pad.in` cell with `clk` and `clk_i` connections




(Copyright ©2006, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.17: Detail of `clk_i` connection




(Copyright ©2006, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.18: Expanded detail of `clk_i` connection




(Copyright ©2006, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.19: Frame and core placed in *Virtuoso-XL*




(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.20: Frame and core placed in *Virtuoso-XL* with **vdd** and **gnd** routing completed




(Copyright ©2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.21: Frame and core before routing in *ccar*



(Copyright © 2005, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.22: Frame and core after routing in *Virtuoso*



(Copyright ©2006, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)


Figure 12.23: Final wholechip chip with extra rectangles of poly, metal1, and metal2 to meet minimum density requirements

```

# Layer map for converting from cadence to GDS format
# (SCMOS SCN3M_SUBM processes through MOSIS)
# Some of these layers are unlikely to be used.. .
# Erik Brunvand, University of Utah
#
# Cadence layer      Cadence layer purpose      GDSII layer
# -----
nwell                drawing                       42  0
pwell                drawing                       41  0
# note that all three active layers map to GDS layer 43
active               drawing                       43  0
nactive              drawing                       43  0
pactive              drawing                       43  0
nselect              drawing                       45  0
pselect              drawing                       44  0
poly                 drawing                       46  0
poly                 pin                           46  0
elec                 drawing                       56  0
metall1              drawing                       49  0
metall1              pin                           49  0
metal2               drawing                       51  0
metal2               pin                           51  0
metal3               drawing                       62  0
metal3               pin                           62  0
# All four contact types go to GDS layer 25
cc                   drawing                       25  0
ca                   drawing                       25  0
cp                   drawing                       25  0
ce                   drawing                       25  0
via                  drawing                       50  0
via2                 drawing                       61  0
glass                drawing                       52  0
pad                  drawing                       26  0
highres              drawing                       34  0
res_id               drawing                       34  0


```

Figure 12.24: GDSII map file for SCMOS circuits fabricated through AMI on their C5N CMOS process



(Copyright ©2006, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.25: Initial Export Stream dialog box



(Copyright © 2006, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.26: User-Defined Data dialog box for Export Stream



(Copyright © 2006, 2010, Cadence Design Systems, Inc. All rights reserved worldwide. Reprinted with permission.)

Figure 12.27: Completion indication from the **Export Stream** process

```
# Layer map for converting from GDS (SCMOS) to cadence
# Some of these layers are unlikely to be used...
#
# Erik Brunvand, University of Utah
#
# Cadence layer      Cadence layer purpose      GDSII layer
# -----
nwell                drawing                      42  0
pwell                drawing                      41  0
# All layer 43 goes to active, so you can't see the
# difference between nactive and pactive any more
active               drawing                      43  0
nselect              drawing                      45  0
pselect              drawing                      44  0
poly                 drawing                      46  0
elec                 drawing                      56  0
metal1                drawing                      49  0
metal2                drawing                      51  0
metal3                drawing                      62  0
# All layer 25 goes to cc.
cc                   drawing                      25  0
via                  drawing                      50  0
via2                  drawing                      61  0
glass                 drawing                      52  0
pad                   drawing                      26  0
res_id                drawing                      34  0
```

Figure 12.28: Map file for importing GDSII into *DFII*