Note: This is a copy of the paper published as Chapter 3 of Asynchronous Digital Circuit Design. Springer-Verlag Workshops in Computing series, April 1995, pp. 104 – 151.

Synthesizing Asynchronous Circuits: Practice and Experience

Al Davis

Department of Computer Science, University of Utah
Salt Lake City, UT 84112, USA

Abstract

Asynchronous circuit design has been a topic of study for over 40 years. Only recently has this study turned to the practical issues of building useful CAD tool support that approaches the level of functionality available in synchronous VLSI CAD systems. The existence of these asynchronous CAD systems enables today's designers to construct asynchronous VLSI devices of significant size and scope. This chapter provides a reasonably detailed description of the process of developing a set of VLSI CAD tools which permit correct controller circuits to be synthesized from finite state machine style specifications. The tools were developed in two stages. The first stage resulted in a set of tools called **MEAT**, which were used to implement a 300,000 transistor multiprocessor routing chip called the Post Office. This *Post Office experience* provided the motivation for the second stage which resulted in the **STETSON** tool set which is integrated with the Mentor VLSI tool suite and was used to synthesize a low-power infrared transceiver chip called ABCS. The chapter presents a somewhat chronological view of the development of the CAD methods and provides examples of how well these methods worked in a practical design setting.

1 Historical Motivation and Introduction

Today's digital designers are faced with a large array of stringent constraints. Design cycle times are shortening at an alarming rate. Clearly this is a side-effect of an intensely competitive marketplace but the reality is that today's designers spend their time on significantly different activities than they did a decade ago. It is often the case that the *time budget* to go from the initial design concept to working silicon can be as short as six months even for chips containing hundreds of thousands of transistors. Even multi-million transistor processor chips must be operational in slightly over a year from the time the architecture is frozen. Additional design requirements such as aggressive performance, area, and power goals exacerbate the difficulty.

The ability of the digital design field to keep up with these growing pressures has relied heavily on the capability of automated CAD tools which remove much of the low-level drudgery of the design processes in existence even a few years ago. With very few exceptions, there is simply not enough time to worry about every small detail of the design and perform hand optimized custom layouts for the implementation. The result is that designers must rely heavily on synthesis tools to automatically generate layouts from some high level hardware description such as a Verilog or VHDL program. Designs are often specified initially at the *behavioral* level to permit validation of the design's functional behavior. Once the functional behavior is considered correct then the design is further refined into a structural specification which describes the implementation details. At this point, the structural code can then be compiled into the actual implementation such as the geometry or layout in the case of a single VLSI device.

Today's synchronous designers have a large number of CAD options to choose from. Companies such as Mentor, Cadence, Synopsis, etc. vend commercial CAD tools which integrate a fairly large number of tool options, many produced by third parties. On the other hand, the asynchronous circuit design community has had very little in the way of acceptable CAD tools to support their design activities. This is in part a side effect of a primarily academic and research oriented discipline. There are also numerous asynchronous design styles. Many of these were mentioned in Chapter 1, and the other chapters in this book provide a more in-depth look at several of them. Certain asynchronous design styles do permit use of *some* of the existing synchronous CAD tools.

In particular the data path components of certain asynchronous designs and their synchronous counterparts are not significantly different. The biggest difference is that the timing of synchronous circuits is based on a periodic global clock whereas asynchronous circuits rely on a particular set of *signaling protocols* to provide appropriate control for a sequence of events. While this difference is significant for controller circuits, the difference for datapath circuits in some design styles is relatively minor. The use of *model* delays to provide asynchronous completion signals is similar to the synchronous circuit controller waiting for the specific number of clock cycles that corresponds to the completion delay of the enabled datapath component. The completion time of a synchronous datapath component is determined by performing a timing analysis on the final implementation and then picking the smallest number of clock cycles which is still greater than or equal to the modeled delay. In the asynchronous case, the request is passed through a delay element (often just a string of inverters) and then passed back to the calling module as the acknowledge.

This view that asynchronous controllers are fundamentally different but that datapath circuits are similar to synchronous circuits led to a design style has been used since 1970 when the author was first exposed to asynchronous circuit design through a series of courses taught by Chuck Seitz at the University of Utah. The initial methods were based on those described by Unger [46]. Since that time, they have been used in the design of a number of large asynchronous computer systems such as DDM1 [9], several asynchronous VLSI devices such as the ISM [7], as well as a number of synchronous, or mixed synchronous and asynchronous designs. Given this background, it is clear why the design style which subsequently evolved and the tools which support this style is similar to the synchronous design domain.

Many of today's asynchronous practitioners will argue vehemently that asynchronous circuit design is fundamentally different from synchronous design and hence it is somewhat silly to try and exploit any commonality between the two regimes. The work presented here argues the opposite point of view. Namely, if asynchronous designs are to make a practical impact, they must be capable of co-existing with synchronous designs. Furthermore if asynchronous methods are to ever be considered as a mainstream option, then synchronous designers must be educated to the point where they can exercise this option. The claim is often made in asynchronous circuit workshops and symposia that the best way to move asynchronous designs into the mainstream is to educate enough untainted fresh minds that in time they will take over. The perspective here views this as extremely unrealistic. This approach assumes that by exploiting the methodological and CAD commonalities, it is possible to expand the designer's options to the point where asynchronous components become a reality in future commercial designs rather than being either a rare commercial anomaly or merely a research topic.

Prior to 1989, the design at hand was the primary focus and no effort was spent on creating appropriate CAD support. In 1987, a group of people at HP Laboratories started the design of a scalable parallel processing system called Mayfly [10]. The Mayfly communication fabric was based on an interconnected set of fully-adaptive router chips. The performance of this router chip, called the *Post Office* was clearly going to be critical to the performance of the overall system. Furthermore it was decided that in order to avoid a number of severe global clock management costs, the Post Office would be asynchronous. Ken Stevens was the main designer of the Post Office, but some of the Post Office subsystems were designed by Bill Coates. The other Mayfly project members (other than the author) were Robin Hodgson and Ian Robinson.

At some point, probably in the summer of 1989, it became clear that our complete lack of CAD tools to support the Post Office design was becoming a nightmare for two reasons:

1. Some controller designs required so many states and had so many inputs that it was improbable that even the most conscientious hand design would be correct.

2. The rate at which the Post Office design was progressing was so slow that it was clear that we would not meet the project schedule.

The initial call for help came from Ken Stevens. In what turned out to be a rash claim, I responded with a comment to the effect that in just three weeks I could do a *quick and dirty* hack for an asynchronous logic minimizer that would get Ken out of the current bind. The Common Lisp code for the asynchronous minimizer, called *amin*, did indeed work in three weeks. The first practical test case was for a controller circuit that had been crafted by hand and was operational as a test chip. Amin ran for an entire weekend. After millions of garbage collections it was still only half way to producing a solution. We had just learned what all real CAD developers already knew, that algorithmic complexity is always important.

This somewhat humorous beginning led to a much more serious effort to develop a working tool, called MEAT, that was used extensively in the design of the Post Office chip. MEAT worked well, but not well enough. This led to a broader and more serious effort that involved numerous people from HP and from Stanford University and culminated in a second more highly evolved tool for asynchronous controller design called STETSON. MEAT was a stand alone tool which still required that the designer do the layout of the physical implementation manually. STETSON used many of the MEAT ideas, in particular it was based on a restricted multiple input change, finite state machine specification which we named *burst-mode.* A significant difference is that STETSON is not a stand alone tool. STETSON is integrated into the commercial CAD suite provided by Mentor Graphics and generates its implementation based on a library of standard cells.

The remainder of this document describes the development of the MEAT and STETSON CAD methods and discusses how well the tools worked in practical system design.

2 The Post Office

The Post Office was designed to support inter-node communication for the Mayfly parallel processing system [8]. Mayfly processing elements (PEs) communicate with each other via messages. Messages are inherently variable in length, but the physical transport of those messages is organized as a sequence of fixed length packets. The role of the Post Office is to handle all of the physical delivery aspects of packet communication. The Mayfly topology was designed to be extensible and permits an unbounded number of PEs to be interconnected. This implies that the *physical extent* of a Mayfly system is not fixed. The unknown physical extent of the system poses serious problems when considering the implied constraints on an implementation strategy which uses a common global clock. Clock skew is a possible headache for any synchronous design style and the problem is magnified as technology progresses [1]. In the case of extensible systems such as Mayfly, where the total number of boards is unbounded, the synchronous choice becomes totally intractable. We therefore chose an asynchronous design style for the Post Office implementation.

Another critical design constraint was the need for a high performance implementation. Message passing performance would clearly be critical to the success of the Mayfly system. Many proponents argue that asynchronous circuits are inherently faster since they are controlled by locally adaptive timing rather than the usual global worst-case clock frequency constraints. While we believe that this claim has merit, we feel that in general it is misleading. Asynchronous circuits require more components to implement the same function. This may result in longer wires, increased area, and reduced performance. When compared to a very well tuned synchronous design, a functionally equivalent asynchronous implementation may actually run slightly slower. The need for speed heavily influenced our particular asynchronous design style.

There are a large number of rather different design styles used by the asynchronous design community. One partition of design styles can be based on the type of asynchronous circuit target: locally clocked [35, 17, 9], delay-insensitive [25, 3, 47, 30], or various forms of *single-* and *multiple-* input change circuits [46]. Yet another distinction could be made on the nature of the control specification: graph based [36, 28, 49, 5], programming language based [25, 3, 47, 2], or finite state machine based [35, 17]. For the finite state machine based styles, there is a further distinction that can be made based on the method by which state variables are assigned [19, 44]. The design style space is large and each design style has its own set of merits and demerits. It is worthwhile to note that virtually all of the design styles focus on the design of the control path of the circuit.

All asynchronous design styles are fundamentally concerned with the synthesis of hazard free circuits. The methods which produce delay-insensitive circuits, while not perfect [26], are the most tolerant of variations in device and wire delays. This tolerance improves the probability that a properly designed circuit will continue to function under variations in supply voltage, temperature, and process parameters. We chose to slightly expand the domain of timing assumptions which must remain valid to retain hazard free implementation since this permits higher performance implementations at the expense of reduced operational tolerance. We also chose to pursue a finite state machine based style for two reasons: 1) the finite state machine concept is a familiar one for hardware designers like ourselves, and 2) the graph and programming language based models that we knew about were too slow for our purposes.

Compiled implementations based on programming language like specifications [47, 2], while elegant and robust, suffer in performance because they are presently compiled into intermediate library modules rather than into optimized transistor networks. The module of greatest concern is the C-element. C-elements are common circuit modules in asynchronous circuits and eliminating them completely is unlikely. However it has been our experience over the past decade that C-elements are similar to the proverbial GOTO statements in programming languages, i.e. too many of them are indications of serious performance problems. C-elements are latches and as such are synchronization points. Too much synchronization reduces parallelism and hence performance degrades. The finite state machine based design style does not use C-elements, although C-elements are used sparingly in interface circuits such as arbiters.

The methods developed by Martin [25, 3] are an exception in that while the initial specification of the circuit is a CSP [18] based program, the compilation process is partly interactive and results in optimized pull-up and pull-down circuits for CMOS implementation. In retrospect, we should have paid closer attention to these methods but our finite state machine bias made us somewhat blind to the capabilities of these methods since the initial specification would have required a significant stylistic change. While it is only conjecture at this point, it might make sense to create a finite-state machine front end for

Martin's tools and see how well the resulting circuits fare against those generated by MEAT and or STETSON. However as designers, we were familiar with finite state machine methods and decided to maintain this flavor in our initial specifications. Part of this bias was purely stylistic, but in terms of transferring the results of our work to other commercial designers and CAD tools, it was a justifiable choice.

In order to achieve the necessary hazard free asynchronous finite state machine (**AFSM**) implementation, it is necessary to place constraints on how their inputs are allowed to change. The most common is the *single input change* or SIC constraint [46]. SIC circuits inherently require state transitions after each input variable transition. In cases where the next interesting behavior is in response to multiple input changes, the circuit response will be artificially slow, either due to too many state transitions or due to the external arbiters required to sequence the multiple inputs. *Multiple input change* or MIC circuit design methods have been developed [46, 6] but either required input restrictions or involved implementation techniques that were unsuitable for our purposes. As a result we developed a design style that we call **burst-mode** which permits a certain style of multiple input change. Our burst-mode implementation method does not require performance inhibiting local clock generation or flip-flops.

Prior to the Post Office design, anytime the output of an AFSM controller was in response to multiple input variable changes, we used an AND gate with selectively inverted inputs to account for the desired high-to-low or low-to-high input trajectories of the individual members of the input burst. The result was a new set of *conjunctively convolved* input variables to the real AFSM. The result was that the AFSM only needed to operate under SIC constraints and hence traditional methods could be used. As this practice evolved, we noticed an increasing number of instances where the resulting circuit was suboptimal in terms of logic complexity. Since traditional methods allowed us to minimize the logic of the SIC AFSM controller but the conjunctive *burst-mode* rendezvous logic (the AND gates) was not part of this minimization process. This provided the initial motivation to investigate a direct burst-mode AFSM design style that permitted optimization of the entire AFSM design. Another benefit of this method is that it works for **both** two and four cycle signaling protocols.

As our Post Office state machines became too complex for hand synthesis, we decided to create a tool kit that was capable of automatically synthesizing the transistor level circuits from burst-mode specifications. We called this tool kit **MEAT** (described in section 5). During the development of MEAT, we were fortunate to have Steve Nowick spend two summers with us. He incorporated David Dill's verifier [12] into the tool kit, and modified the verifier to accommodate our burst-mode timing model. Steve had considerable influence on our ideas. His locally clocked design style [35] is another outcome of these earlier interactions.