Intel Memory Hierarchy

Processors, cores, memory and PCIe



Caches (load)


Processor 0
Core 0
load addr
Registers
L1-instr
L2-
instr and data)
Core 1
load addr
Registers
L1-instr
L2-
(instr and data)
0 cycles
L3-unified (shared across
Memory Controller
PCIe
QPI
PCI-e Attached SSD

Cache-coherence (store)



Cache-coherence (load of modified)



Multiple sockets



Latencies: load from local L3



Latencies: load from local memory



Latencies: load from same die core's L2



Latencies: load from same die core's L1



Latencies: load from remote L3



Latencies: load from remote memory



Latencies: load from remote L2



Latencies: load from remote L2



Latencies: PCIe round-trip



Device I/O

- Essentially just sending data to and from external devices
- Modern devices communicate over PCIe
  - Well there are other popular buses, e.g., USB, SATA (disks), etc.
  - Conceptually they are similar
- Devices can
  - Read memory
  - Send interrupts to the CPU

Direct memory access



Interrupts


Processor 0
Core 0
Registers
L1-data
L1-instr
L2-unified (instr and data)
Core 1
int 0x...
Registers
L1-data
L1-instr
L2-unified (instr and data)
L3-unified (shared across cores)
Memory Controller
PCIe
QPI
0 cycles
4 cycles
2 x 32KB
12 cycles
256KB
53 cycles
30MB
~150 cycles
132 cycles
122 cycles
241 cycles
TBs
(max 96 memory slots x
max DIMM size (128MB))
~1500 cycles (600ns) [DCExpress]
1500 cycles + medium 1-100usec
PCI-e Attached
SSD
Processor 0
Core 0
Registers
L1-data
L1-instr
L2-unified (instr and data)
Core 1
Registers
L1-data
L1-instr
L2-unified (instr and data)
L3-unified (shared across cores)
QPI
PCIe
Memory Controller
282 cycles
272 cycles
215 cycles
365 cycles
TBs
PCI-e Attached
SSD

Device I/O



- Write incoming data in memory, e.g.,
  - Network packets
  - Disk requests, etc.
- Then raise an interrupt to notify the CPU
  - CPU starts executing interrupt handler
  - Then reads incoming packets form memory

Device I/O (polling mode)



- Alternatively the CPU has to check for incoming data in memory periodically
  - Or poll
- Rationale
  - Interrupts are expensive

References

- Cache Coherence Protocol and Memory Performance of the Intel Haswell-EP Architecture. http://ieeexplore.ieee.org/abstract/document/7349629

- Intel SGX Explained https://eprint.iacr.org/2016/086.pdf

- DC Express: Shortest Latency Protocol for Reading Phase Change Memory over PCI Express https://www.usenix.org/system/files/conference/fast14/fast14-paper_vucinic.pdf

Thank you!