Lecture 15 Introduction to Pipelining

Guest Lecture by

Mahesh





I'm *Mahesh*, a PhD student in Computer Science @ the U.

What I do now....

I research optimizing compilers for high-performance machine learning.


What I want to do in the future....

Become a Professor and teach CS to students like you!


Today's Lecture


- Recap Single-cycle CPU
- Multicycle CPU
- Pipelined Architecture
- Effects of Pipelining


View from 30,000 feet





View from 10,000 feet


















Processing Instructions


• A sequence of processing tasks per instruction



Processing Instructions

Every instruction may require multiple processing steps:


- IF: Instruction Fetch \checkmark
- ID: Instruction Decode ✓
 - Register Read (RR) 🗸
- **EXE**: Execute Instructions ✓
- MEM: Memory Access 🗸
- WB: Register Write Back 🗸



Single-cycle Architecture

Critical path

- Includes all of the processing steps
- Determines clock cycle time




Single-cycle CPU Performance

• Example Program:

What is the CPU time for a Cycle Time of 6 ns?

CT = 6 ns; CPU Time = ?




Single-cycle CPU Performance

• Example Program:

 $CPU Time = IC \times CPI \times CT$


What is the CPU time for a Cycle Time of 6 ns?

CT = 6 ns; CPU Time = 5 x 6 ns = 30 ns




Reusing Idle Resources

- Each processing step finishes in a fraction of a cycle.
- Idle resources can be reused for processing




Reusing Idle Resources

- Each processing step finishes in a fraction of a cycle.
- Idle resources can be reused for processing




Reusing Idle Resources

- Each processing step finishes in a fraction of a cycle.
- Idle resources can be reused for processing




Multi-stage Circuit


- Each processing step finishes in a fraction of a cycle.
- Idle resources can be reused for processing




Analogy: Car Assembly Line




Analogy: Car Assembly Line




Analogy: Car Assembly Line



Car Assembly Line With Pipelining



Pipelined Processor





Recall: Single-cycle CPU Performance

• Example Program:

What is the CPU time for a Cycle Time of 6 ns?

CT = 6 ns; CPU Time = 5 x 6 ns = 30 ns






Pipelined CPU Performance

• Example Program:

What is the CPU time for a Cycle Time of 1.5 ns? CT = 1.5 ns; CPU Time = 9 x 1.5 ns = 13.5 ns

lw \$1, 8(\$2)	
add \$4, \$2, \$3	
sub \$5, \$1, \$4	
and \$6, \$1, \$4	
mul \$7, \$5, \$6	



• Does it take <u>shorter</u> to finish <u>each individual job</u>?

• Does it take <u>shorter</u> to finish <u>each individual job</u>?

No, it takes the same or even more time depending on CT

• Does it take <u>longer</u> to finish <u>each individual job</u>?

No, it takes the same or even more time depending on CT

• Does it take <u>shorter</u> to finish <u>a series of jobs</u>?

• Does it take <u>shorter</u> to finish <u>each individual job</u>?

No, it takes the same or even more time depending on CT

• Does it take <u>shorter</u> to finish <u>a series of jobs</u>?

Yes, the throughput has increased by using a 5-stage pipeline

• Does it take <u>shorter</u> to finish <u>each individual job</u>?

No, it takes the same or even more time depending on CT

• Does it take <u>shorter</u> to finish <u>a series of jobs</u>?

Yes, the throughput has increased by using a 5-stage pipeline

• What assumptions were made while answering these questions?

• Does it take <u>shorter</u> to finish <u>each individual job</u>?

No, it takes the same or even more time depending on CT


• Does it take <u>shorter</u> to finish <u>a series of jobs</u>?

Yes, the throughput has increased by using a 5-stage pipeline

- What assumptions were made while answering these questions?
 - No data dependencies


• Stall cycles to resolve data dependencies

n = # instructions, p = # pipeline stages



• Stall cycles to resolve data dependencies

n = # instructions, p = # pipeline stages, s = # stall cycles



• Does it take <u>shorter</u> to finish <u>each individual job</u>?


No, it takes the same or even more time depending on CT

• Does it take <u>shorter</u> to finish <u>a series of jobs</u>?

Yes, the throughput has increased by using a 5-stage pipeline

- What assumptions were made while answering these questions?
 - No data dependencies

• Latch overhead in pipelining



• Does it take <u>shorter</u> to finish <u>each individual job</u>?

No, it takes the same or even more time depending on CT

• Does it take <u>shorter</u> to finish <u>a series of jobs</u>?

Yes, the throughput has increased by using a 5-stage pipeline

- What assumptions were made while answering these questions?
 - No data dependencies
 - No latch overhead


• Does it take <u>shorter</u> to finish <u>each individual job</u>?

No, it takes the same or even more time depending on CT

• Does it take <u>shorter</u> to finish <u>a series of jobs</u>?

Yes, the throughput has increased by using a 5-stage pipeline

- What assumptions were made while answering these questions?
 - No data dependencies
 - No latch overhead
- Is a <u>50-stage</u> pipeline better than a <u>5-stage</u> pipeline?



• Does it take <u>shorter</u> to finish <u>each individual job</u>?

No, it takes the same or even more time depending on CT

• Does it take <u>shorter</u> to finish <u>a series of jobs</u>?

Yes, the throughput has increased by using a 5-stage pipeline

- What assumptions were made while answering these questions?
 - No data dependencies
 - No latch overhead
- Is a <u>50-stage</u> pipeline better than a <u>5-stage</u> pipeline?

No, performance degrades with more stages due to latch overhead and data dependencies

Quantitative Effects of Pipelining

As a result of pipelining:

- Time in ns per instruction *goes up*
- Each instruction takes *more cycles* to execute
- But...average CPI remains roughly the same
- Clock speed *goes up*
- Total execution time *goes down*, resulting in *lower* average time per instruction
- Under <u>ideal</u> conditions,


Speedup

= ratio of *elapsed times between successive instruction completions*


= increase in clock speed

= number of pipeline stages

Designing a 5-stage Pipeline



Designing a 5-stage Pipeline



Next time...

- Read chapter 4.5 4.7 from textbook
- Next lecture
 - Introduction to pipelining hazards
 - Structural Hazards
 - Data Hazards
 - Resolving Structural and Data Hazards

