

SMPs

- Centralized main memory and many caches → many copies of the same data
- A system is cache coherent if a read returns the most recently written value for that word

Time	Event	Value of X in	Cache-A	Cache-B	Memory
0			-	-	1
1	<u>CPU-A reads X</u>		1	-	1
2	<u>CPU-B reads X</u>		1	1	1
3	<u>CPU-A stores 0 in X</u>		0	1	1
4	<u>CPU-B reads X</u>				0

return 0