


# The Alpha 21264 Out-of-Order Implementation




# Thread-Level Parallelism

$$\begin{aligned} iW &= 4 \\ \text{Avg IPC} &= 1.5 \\ \text{IPC} &= 1.5 \end{aligned}$$

- Motivation:
  - a single thread leaves a processor under-utilized for most of the time
  - by doubling processor area, single thread performance barely improves
- Strategies for thread-level parallelism:
  - multiple threads share the same large processor → reduces under-utilization, efficient resource allocation  
Simultaneous Multi-Threading (SMT)
  - each thread executes on its own mini processor → simple design, low interference between threads  
Chip Multi-Processing (CMP) or multi-core


# How are Resources Shared?

Each box represents an issue slot for a functional unit. Peak throughput is 4 IPC.



- Superscalar processor has high under-utilization – not enough work every cycle, especially when there is a cache miss
- Fine-grained multithreading can only issue instructions from a single thread in a cycle – can not find max work every cycle, but cache misses can be tolerated
- Simultaneous multithreading can issue instructions from any thread every cycle – has the highest probability of finding work for every issue slot

# Pipeline Structure



# Resource Sharing

